{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T15:51:55Z","timestamp":1778255515616,"version":"3.51.4"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/irps45951.2020.9128342","type":"proceedings-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T21:20:26Z","timestamp":1593552026000},"page":"1-7","source":"Crossref","is-referenced-by-count":21,"title":["BTI and HCD Degradation in a Complete 32 \u00d7 64 bit SRAM Array \u2013 including Sense Amplifiers and Write Drivers \u2013 under Processor Activity"],"prefix":"10.1109","author":[{"given":"Victor M.","family":"van Santen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Simon","family":"Thomann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chaitanya","family":"Pasupuleti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul R.","family":"Genssler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Narendra","family":"Gangwar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Uma","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorg","family":"Henkel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Souvik","family":"Mahapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667399"},{"key":"ref11","first-page":"1","article-title":"Design-reliability flow and advanced models address ic-reliability issues","author":"selim","year":"2016","journal-title":"ERMAVSS DATE"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.12.004"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2015.7301704"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2780083"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898006"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2875813"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2883441"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2898006"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898082"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2019.2893017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2746798"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2016.7482438"},{"key":"ref2","article-title":"An enhanced 16nm CMOS technology featuring 2nd generation FinFET transistors and advanced Cu\/low-k interconnect for low power and high performance applications","author":"wu","year":"2014","journal-title":"IEDM"},{"key":"ref1","first-page":"29","article-title":"A 10nm high performance and low-power cmos technology featuring 3 rd generation finfet transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"2017 IEEE International Electron Device Meeting (IEDM)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2015.7396744"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353659"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112725"}],"event":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","location":"Dallas, TX, USA","start":{"date-parts":[[2020,4,28]]},"end":{"date-parts":[[2020,5,30]]}},"container-title":["2020 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125439\/9128217\/09128342.pdf?arnumber=9128342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:20:21Z","timestamp":1657333221000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9128342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/irps45951.2020.9128342","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}