{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,2]],"date-time":"2025-11-02T05:45:29Z","timestamp":1762062329165},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/irps45951.2020.9128343","type":"proceedings-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T21:20:26Z","timestamp":1593552026000},"page":"1-5","source":"Crossref","is-referenced-by-count":11,"title":["Circuit Reliability Analysis of RRAM-based Logic-in-Memory Crossbar Architectures Including Line Parasitic Effects, Variability, and Random Telegraph Noise"],"prefix":"10.1109","author":[{"given":"Tommaso","family":"Zanotti","sequence":"first","affiliation":[]},{"given":"Francesco Maria","family":"Puglisi","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Pavan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2020.2981205"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS48895.2020.9073870"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/SNW.2016.7577975"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2014.6908583"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"article-title":"Unimore Resistive Random Access Memory (RRAM) Verilog-A Model","year":"0","author":"puglisi","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW47491.2019.8989875"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2833208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2018.8486886"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901731"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature08940"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2987402"}],"event":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2020,4,28]]},"location":"Dallas, TX, USA","end":{"date-parts":[[2020,5,30]]}},"container-title":["2020 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125439\/9128217\/09128343.pdf?arnumber=9128343","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:19:37Z","timestamp":1657333177000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9128343\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/irps45951.2020.9128343","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}