{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:06Z","timestamp":1751093106030},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/irps45951.2020.9129277","type":"proceedings-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T21:20:26Z","timestamp":1593552026000},"source":"Crossref","is-referenced-by-count":14,"title":["Silicon Reliability Characterization of Intel\u2019s Foveros 3D Integration Technology for Logic-on-Logic Die Stacking"],"prefix":"10.1109","author":[{"given":"Chetan","family":"Prasad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunny","family":"Chugh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hannes","family":"Greve","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I-chen","family":"Ho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Enamul","family":"Kabir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheyun","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahjabin","family":"Maksud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven R.","family":"Novak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Orr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keun Woo","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anthony","family":"Schmitz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhizheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Bai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Doug B.","family":"Ingerly","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Armagan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsinwei","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Stover","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lance","family":"Hibbeler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"O'Day","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Pantuso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"ref2","article-title":"Intel unveils new tools in its advanced chip packaging toolbox"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268475"},{"key":"ref4","article-title":"Lakefield: Hybrid CPU with Foveros Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353652"},{"key":"ref6","first-page":"29","article-title":"Solving technical and economical barriers to the adoption of through-Si-via 3D integration technologiers","volume-title":"2008 IEEE 10th Electronics Packaging Technology Conference","author":"Beyne"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550025"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550027"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00094"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2019.00092"}],"event":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","location":"Dallas, TX, USA","start":{"date-parts":[[2020,4,28]]},"end":{"date-parts":[[2020,5,30]]}},"container-title":["2020 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125439\/9128217\/09129277.pdf?arnumber=9129277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:22:59Z","timestamp":1706059379000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9129277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/irps45951.2020.9129277","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}