{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,14]],"date-time":"2025-10-14T19:32:57Z","timestamp":1760470377602},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T00:00:00Z","timestamp":1585699200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,4]]},"DOI":"10.1109\/irps45951.2020.9129530","type":"proceedings-article","created":{"date-parts":[[2020,6,30]],"date-time":"2020-06-30T17:20:26Z","timestamp":1593537626000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Inverse Design of FinFET SRAM Cells"],"prefix":"10.1109","author":[{"given":"Rui","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaocheng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kexin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taizhi","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenshan","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"50","article-title":"Increasing threshold voltage variation due to random telegraph noise in FETs as gate lengths scale to 20 nm","author":"tega","year":"2009","journal-title":"Symp VLSI Technol Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.900684"},{"key":"ref12","article-title":"A Comparison Study of Time-Dependet Dielectric Breakdown for Analog and Digital Circuit’s Optimal Accelerated Test Regions","author":"yang","year":"2017","journal-title":"Proc Integrated Circuits and Systems Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2017.8361243"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DCIS.2017.8311631"},{"key":"ref15","article-title":"A Novel Front-End-of-Line (FEOL) and Middle-of-Line (MOL) Time-Dependent Dielectric Breakdown Lifetime Simulator for FinFET Technology","author":"yang","year":"2018","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.8b03171"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2019.8697597"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2905136"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2296358"},{"year":"0","key":"ref4","article-title":"International technology roadmap for semiconductors"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2005.1388765"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1587\/elex.15.20180502"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2012.6241840"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936420"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2015.11.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2003.1175108"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1116\/1.3072919"},{"key":"ref20","article-title":"BSIM-CMG106.0.0 Multi-Gate MOSFET Compact Model","author":"sriramkumar","year":"2012","journal-title":"Technical Manual"},{"key":"ref22","article-title":"2019 Evolutionary Algorithms Review","author":"sloss","year":"2019","journal-title":"arXiv preprint arXiv 1906 03008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/11533962_39"},{"key":"ref23","article-title":"Automatic differentiation in PyTorch","author":"paszke","year":"2017","journal-title":"Proc Neural Information Processing Systems"}],"event":{"name":"2020 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2020,4,28]]},"location":"Dallas, TX, USA","end":{"date-parts":[[2020,5,30]]}},"container-title":["2020 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9125439\/9128217\/09129530.pdf?arnumber=9129530","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:19:37Z","timestamp":1657318777000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9129530\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/irps45951.2020.9129530","relation":{},"subject":[],"published":{"date-parts":[[2020,4]]}}}