{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:43:06Z","timestamp":1725590586939},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/irps46558.2021.9405140","type":"proceedings-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T18:48:05Z","timestamp":1619462885000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Customized Parallel Reliability Testing Platform with Multifold Throughput Enhancement for Intel Stressing Tests"],"prefix":"10.1109","author":[{"given":"P.","family":"Xiao","sequence":"first","affiliation":[]},{"given":"H.","family":"Hadziosmanovic","sequence":"additional","affiliation":[]},{"given":"M.","family":"Klessens","sequence":"additional","affiliation":[]},{"given":"R.","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"J.","family":"Ortega","sequence":"additional","affiliation":[]},{"given":"D.","family":"Schroeder","sequence":"additional","affiliation":[]},{"given":"J.","family":"Palmer","sequence":"additional","affiliation":[]},{"given":"I.","family":"Tsameret","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEMT.2004.1321674"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"2f.2.1","DOI":"10.1109\/IRPS.2015.7112692","article-title":"Transistor aging and reliability in 14nm tri-gate technology","author":"novak","year":"2015","journal-title":"2015 IEEE International Reliability Physics Symposium Monterey"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129327"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2016.7904909"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2014.2336395"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353648"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2015.7112703"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268472"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861101"}],"event":{"name":"2021 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2021,3,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9405068\/9405088\/09405140.pdf?arnumber=9405140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:19:38Z","timestamp":1657318778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/irps46558.2021.9405140","relation":{},"subject":[],"published":{"date-parts":[[2021,3]]}}}