{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:50:43Z","timestamp":1761709843400},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/irps46558.2021.9405160","type":"proceedings-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T22:48:05Z","timestamp":1619477285000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Aging of Current DACs and its Impact in Equalizer Circuits"],"prefix":"10.1109","author":[{"given":"Tonmoy","family":"Dhar","sequence":"first","affiliation":[]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2019.8720564"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.856584"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696051"},{"journal-title":"Digital Signal Processing Principles Algorithms and Applications","year":"2007","author":"proakis","key":"ref13"},{"journal-title":"B12 channel","year":"0","key":"ref14"},{"key":"ref4","first-page":"161","article-title":"Impact Analysis of Stochastic Transistor Aging on Current-Steering DACs in 32nm CMOS","author":"bussche","year":"0","journal-title":"Proc ISECS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487622"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"2019","author":"baker","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.859570"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2883441"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268344"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2774276"},{"key":"ref1","first-page":"62","article-title":"A 6.4 Gb\/s CMOS SerDes Core with Feedforward and Decision-Feedback Equalization","author":"sorna","year":"0","journal-title":"Proc ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173308"}],"event":{"name":"2021 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2021,3,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9405068\/9405088\/09405160.pdf?arnumber=9405160","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:19:31Z","timestamp":1657333171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405160\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/irps46558.2021.9405160","relation":{},"subject":[],"published":{"date-parts":[[2021,3]]}}}