{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,12]],"date-time":"2026-11-12T12:40:37Z","timestamp":1794487237926,"version":"4.9.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/irps46558.2021.9405187","type":"proceedings-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T18:48:05Z","timestamp":1619462885000},"page":"1-4","source":"Crossref","is-referenced-by-count":32,"title":["Silicon lifecycle management (SLM) with in-chip monitoring"],"prefix":"10.1109","author":[{"given":"Rajesh","family":"Kashyap","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","author":"benhassain","year":"0","journal-title":"Early failure prediction by using in-situ monitors Implementation and application results"},{"key":"ref3","year":"0","journal-title":"Public domain internet"},{"key":"ref6","author":"islam","year":"0","journal-title":"PMU-Trojan On Exploiting Power Management Side Channel for Information Leakage"},{"key":"ref5","author":"suh","year":"0","journal-title":"Physical Unclonable Functions for Device Authentication and Secret Key Generation"},{"key":"ref7","author":"daoud","year":"0","journal-title":"On-Chip Debug Architectures For Improving Observability During Post-Silicon Validation"},{"key":"ref2","author":"singh","year":"0","journal-title":"Modeling and Simulation of Efficient March Algorithm for Memory Testing"},{"key":"ref1","author":"madhura","year":"0","journal-title":"Comprehensive Study of Popular VLSI Test Scan Architecture"}],"event":{"name":"2021 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2021,3,21]]},"end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9405068\/9405088\/09405187.pdf?arnumber=9405187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,8]],"date-time":"2022-07-08T22:19:38Z","timestamp":1657318778000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/irps46558.2021.9405187","relation":{},"subject":[],"published":{"date-parts":[[2021,3]]}}}