{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,27]],"date-time":"2025-07-27T07:17:51Z","timestamp":1753600671766},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,3,1]],"date-time":"2021-03-01T00:00:00Z","timestamp":1614556800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,3]]},"DOI":"10.1109\/irps46558.2021.9405206","type":"proceedings-article","created":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T22:48:05Z","timestamp":1619477285000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Design Optimization of MV-NMOS to Improve Holding Voltage of a 28nm CMOS Technology ESD Power Clamp"],"prefix":"10.1109","author":[{"given":"Sagar P","family":"Karalkar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishal","family":"Ganesan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milova","family":"Paul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"KyongJin","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Gauthier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.923711"},{"key":"ref3","article-title":"ESD Protection for High-Voltage CMOS Technologies","author":"quittard","year":"0","journal-title":"EOS\/ESD Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796632"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129515"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2396946"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2011.5890870"}],"event":{"name":"2021 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2021,3,21]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2021,3,25]]}},"container-title":["2021 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9405068\/9405088\/09405206.pdf?arnumber=9405206","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,9]],"date-time":"2022-07-09T02:19:31Z","timestamp":1657333171000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9405206\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,3]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/irps46558.2021.9405206","relation":{},"subject":[],"published":{"date-parts":[[2021,3]]}}}