{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T19:16:01Z","timestamp":1768072561773,"version":"3.49.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/irps48203.2023.10117903","type":"proceedings-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T13:50:57Z","timestamp":1684158657000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["Localized thermal effects in Gate-all-around devices"],"prefix":"10.1109","author":[{"given":"Colin","family":"Landon","sequence":"first","affiliation":[{"name":"Intel Corporation,Logic Technology Development,Hillsboro,USA"}]},{"given":"Lei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development,Hillsboro,USA"}]},{"given":"Daniel","family":"Pantuso","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development,Hillsboro,USA"}]},{"given":"Inanc","family":"Meric","sequence":"additional","affiliation":[{"name":"Corporate Quality Network Intel Corporation,Hillsboro,USA"}]},{"given":"Kam","family":"Komeyli","sequence":"additional","affiliation":[{"name":"Corporate Quality Network Intel Corporation,Hillsboro,USA"}]},{"given":"Jeffrey","family":"Hicks","sequence":"additional","affiliation":[{"name":"Corporate Quality Network Intel Corporation,Hillsboro,USA"}]},{"given":"Daniel","family":"Schroeder","sequence":"additional","affiliation":[{"name":"Corporate Quality Network Intel Corporation,Hillsboro,USA"}]}],"member":"263","reference":[{"key":"ref8","article-title":"Beyond FinFET Devices: GAA, CFET, and 2D Material FET","author":"lin","year":"2021","journal-title":"IEDM Tutorial"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2013.6532036"},{"key":"ref9","article-title":"Self-Heating Effects in Nanowire Transistors","author":"hossain","year":"2010","journal-title":"NSTI-Nanotech"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3076976"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1950.tb03653.x"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.5021044"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1115\/1.4028806"},{"key":"ref10","article-title":"How PowerVia and RibbonFET Shape the Future of Silicon Design","author":"natarajan","year":"2021","journal-title":"Intel Technology"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref1","year":"2021","journal-title":"Redefining Compute Through Process and Packaging"}],"event":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,3,26]]},"end":{"date-parts":[[2023,3,30]]}},"container-title":["2023 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10117589\/10117581\/10117903.pdf?arnumber=10117903","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:50:25Z","timestamp":1686577825000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10117903\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/irps48203.2023.10117903","relation":{},"subject":[],"published":{"date-parts":[[2023,3]]}}}