{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:07:42Z","timestamp":1778256462589,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/irps48203.2023.10117914","type":"proceedings-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T17:50:57Z","timestamp":1684173057000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["A Unified Aging Model Framework Capturing Device to Circuit Degradation for Advance Technology Nodes"],"prefix":"10.1109","author":[{"given":"S.","family":"Mukhopadhyay","sequence":"first","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Chen","sequence":"additional","affiliation":[{"name":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Jamil","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Standfest","sequence":"additional","affiliation":[{"name":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Meric","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Gill","sequence":"additional","affiliation":[{"name":"Intel Corporation,Quality & Reliability Test Chip Design and Data,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ramey","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2015.7437067"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128347"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129601"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861180"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860673"}],"event":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,3,26]]},"end":{"date-parts":[[2023,3,30]]}},"container-title":["2023 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10117589\/10117581\/10117914.pdf?arnumber=10117914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:50:11Z","timestamp":1686592211000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10117914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/irps48203.2023.10117914","relation":{},"subject":[],"published":{"date-parts":[[2023,3]]}}}