{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T04:49:49Z","timestamp":1747284589004},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/irps48203.2023.10118102","type":"proceedings-article","created":{"date-parts":[[2023,5,15]],"date-time":"2023-05-15T13:50:57Z","timestamp":1684158657000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Extremely Large Breakdown to Snapback Voltage Offset $(\\mathrm{V}_{\\mathrm{t}1} > > \\mathrm{V}_{\\text{BD}})$: Another Way to Improve ESD Resilience of LDMOS Devices"],"prefix":"10.1109","author":[{"given":"Aakanksha","family":"Mishra","sequence":"first","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. Sampath","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Monishmurali","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaik Ahamed","family":"Suzaad","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shubham","family":"Kumar","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiran Pote","family":"Sanjay","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amit Kumar","family":"Singh","sequence":"additional","affiliation":[{"name":"Semi-Conductor Laboratory,Mohali,Punjab,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankur","family":"Gupta","sequence":"additional","affiliation":[{"name":"Centre for Applied Research in Electronics, Indian Institute of Technology Delhi,New Delhi,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayank","family":"Shrivastava","sequence":"additional","affiliation":[{"name":"Indian Institute of Science,Department of ESE,Bangalore,Karnataka,India,560012"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","article-title":"ESD protection considerations in advanced high-voltage technologic, for automotive","author":"mergens","year":"0","journal-title":"Proc Electrical Overstress\/Electrostatic Discharge Symp"},{"key":"ref12","first-page":"265","article-title":"Drain profile engineering of RESURF LDMOS devices for ESD rugedness","author":"parthasarathy","year":"2002","journal-title":"IEEE Int Symp Power Semiconductor Devices and ICs"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.877175"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2055278"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2594441"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.3013442"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2007.4294976"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2000.856763"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VPPC.2005.1554649"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1999.818984"},{"key":"ref9","article-title":"ESD robust DeMOS devices in advanced CMOS technologies","author":"shrivastava","year":"2011","journal-title":"Proc Electrical Overstress\/Electrostatic Discharge Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3133273"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-TSA48913.2020.9203659"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPSD.2008.4538938"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2220358"}],"event":{"name":"2023 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2023,3,26]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2023,3,30]]}},"container-title":["2023 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10117589\/10117581\/10118102.pdf?arnumber=10118102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:50:18Z","timestamp":1686577818000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10118102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/irps48203.2023.10118102","relation":{},"subject":[],"published":{"date-parts":[[2023,3]]}}}