{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,8]],"date-time":"2026-05-08T16:14:52Z","timestamp":1778256892511,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1109\/irps48204.2025.10983393","type":"proceedings-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T17:30:30Z","timestamp":1747330230000},"page":"1-5","source":"Crossref","is-referenced-by-count":4,"title":["Improved Memory Window and Retention of Silicon Channel Hf<sub>0.5<\/sub>Zr<sub>0.5<\/sub>O<sub>2<\/sub> FeFET by Using SiO<sub>2<\/sub>\/HfO<sub>2<\/sub>\/SiO<sub>2<\/sub> Gate Side Interlayer"],"prefix":"10.1109","author":[{"given":"Runhao","family":"Han","sequence":"first","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Jia","family":"Yang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Tao","family":"Hu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Mingkai","family":"Bai","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Yajing","family":"Ding","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Xianzhou","family":"Shao","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Saifei","family":"Dai","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Xiaoqing","family":"Sun","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Junshuai","family":"Chai","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Hao","family":"Xu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Xiaolei","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Wenwu","family":"Wang","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]},{"given":"Tianchun","family":"Ye","sequence":"additional","affiliation":[{"name":"Key Laboratory of Fabrication Technologies for Integrated Circuits,Chinese Academy of Sciences,Beijing,100029"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2024.3381966"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185294"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413820"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779292"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631559"},{"key":"ref6","author":"Kuk","year":"2024","journal-title":"Unstable Retention Behavior in MIFIS FEFET: Accurate Analysis of the Origin by Absolute Polarization Measurement"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3459873"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.4829066"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1063\/1.3337103"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.4889798"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413697"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2588439"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3297082"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2023.3265913"}],"event":{"name":"2025 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2025,3,30]]},"end":{"date-parts":[[2025,4,3]]}},"container-title":["2025 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982526\/10982704\/10983393.pdf?arnumber=10983393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T05:32:19Z","timestamp":1747373539000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983393\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/irps48204.2025.10983393","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]}}}