{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:17:19Z","timestamp":1787012239617,"version":"build-2736575974"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T00:00:00Z","timestamp":1743292800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,3,30]]},"DOI":"10.1109\/irps48204.2025.10983754","type":"proceedings-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T13:30:30Z","timestamp":1747315830000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["The Importance of Gate Length Choice on NBTI Qualification in GAA-SNS FETs Under Normal and Overclocking Conditions"],"prefix":"10.1109","author":[{"given":"Arnav Shaurya","family":"Bisht","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Souvik","family":"Mahapatra","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India,400076"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM50854.2024.10873475"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2024.3459867"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ted.2023.3291333"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-16-6120-4_6","article-title":"BTI Analysis Tool (BAT) Model Framework-Generation of Bulk Traps","volume-title":"Mahapatra, S. (eds) Recent Advances in PMOS Negative Bias Temperature Instability. Springer, Singapore","author":"Mahapatra","year":"2022"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/edtm58488.2024.10511944"},{"key":"ref6","first-page":"978","article-title":"BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs","author":"Mahapatra","year":"2022","journal-title":"Mahapatra, S. (eds) Recent Advances in PMOS Negative Bias Temperature Instability. Springer, Singapore"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/sispad57422.2023.10319595"}],"event":{"name":"2025 IEEE International Reliability Physics Symposium (IRPS)","location":"Monterey, CA, USA","start":{"date-parts":[[2025,3,30]]},"end":{"date-parts":[[2025,4,3]]}},"container-title":["2025 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10982526\/10982704\/10983754.pdf?arnumber=10983754","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,16]],"date-time":"2025-05-16T01:25:55Z","timestamp":1747358755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10983754\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,30]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/irps48204.2025.10983754","relation":{},"subject":[],"published":{"date-parts":[[2025,3,30]]}}}