{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:08:52Z","timestamp":1725656932554},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/irps48227.2022.9764409","type":"proceedings-article","created":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T20:44:23Z","timestamp":1651524263000},"page":"4C.4-1-4C.4-5","source":"Crossref","is-referenced-by-count":1,"title":["A Novel Approach for Assessing Impact of Temperature Hot-Spots on Chip-Package Interaction Reliability"],"prefix":"10.1109","author":[{"given":"R.","family":"Aggarwal","sequence":"first","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,Hillsboro,Oregon,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Jiang","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development,Hillsboro,Oregon,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Patra","sequence":"additional","affiliation":[{"name":"Intel Corporation,Quality and Reliability Test Chips and Data,Hillsboro,Oregon,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Lajo","sequence":"additional","affiliation":[{"name":"Intel Corporation,Reliability Lab Technology Development,Chandler,Arizona,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Kabir","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,Hillsboro,Oregon,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Kasim","sequence":"additional","affiliation":[{"name":"Intel Corporation,Logic Technology Development Quality and Reliability,Hillsboro,Oregon,U.S.A"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"JEDEC STANDARD Temperature Cycling","year":"2020","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993637"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129277"},{"journal-title":"Intel Unveils New Tools in Its Advanced Chip Packaging Toolbox","year":"0","key":"ref13"},{"key":"ref14","first-page":"29","article-title":"A 10nm high performance and low-power CMOS technology featuring 3 rd generation FinFET transistors, Self-Aligned Quad Patterning, contact over active gate and cobalt local interconnects","author":"auth","year":"2017","journal-title":"2017 IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2012.2192122"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.909038"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2014.04.003"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1080\/01457630701686727"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885064"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.06.004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513941"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936336"},{"key":"ref1","article-title":"42 years of microprocessor trend data","author":"rupp","year":"2018","journal-title":"Microprocessor trend data repository"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.01.007"}],"event":{"name":"2022 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2022,3,27]]},"location":"Dallas, TX, USA","end":{"date-parts":[[2022,3,31]]}},"container-title":["2022 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9764406\/9764408\/09764409.pdf?arnumber=9764409","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,14]],"date-time":"2022-06-14T20:42:10Z","timestamp":1655239330000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9764409\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/irps48227.2022.9764409","relation":{},"subject":[],"published":{"date-parts":[[2022,3]]}}}