{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:08Z","timestamp":1740100688742,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,1]],"date-time":"2022-03-01T00:00:00Z","timestamp":1646092800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000006","name":"Office of Naval Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000006","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3]]},"DOI":"10.1109\/irps48227.2022.9764551","type":"proceedings-article","created":{"date-parts":[[2022,5,2]],"date-time":"2022-05-02T20:44:23Z","timestamp":1651524263000},"page":"1-10","source":"Crossref","is-referenced-by-count":2,"title":["Ferroelectric FET Threshold Voltage Optimization for Reliable In-Memory Computing"],"prefix":"10.1109","author":[{"given":"Om","family":"Prakash","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology,Germany"}]},{"given":"Kai","family":"Ni","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology,USA"}]},{"given":"Hussam","family":"Amrouch","sequence":"additional","affiliation":[{"name":"University of Stuttgart,Chair of Semiconductor Test and Reliability (STAR),Germany"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/24\/2\/025012"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IMW48823.2020.9108153"},{"key":"ref13","first-page":"9.2.1","article-title":"Sentaurus device user guide, version p-2019.03-sp1.” fdsoi devices featuring 20nm gate length for 14nm node and beyond","year":"2013","journal-title":"IEEE IEDM 2013"},{"key":"ref14","first-page":"25012","article-title":"High performance utbb","volume":"24","author":"liu","year":"2009"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.6b13866"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1244","DOI":"10.1109\/T-ED.1983.21282","article-title":"Threshold voltage of thin-film silicon-on-insulator (soi) mosfet’s","volume":"30","author":"lim","year":"1983","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2092779"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2351401"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1116\/1.1603285"},{"key":"ref4","first-page":"160","article-title":"Impact of back bias on ultra-thin body and box (utbb) devices","author":"liu","year":"2011","journal-title":"2011 Symposium on VLSI Technology - Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242487"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757417"},{"key":"ref5","first-page":"1","article-title":"Low power negative capacitance fets for future quantum-well body technology","author":"yeung","year":"0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442186"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3026667"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.3688915"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268471"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5029324"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796707"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9129226"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS45951.2020.9128323"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2889225"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VTS50974.2021.9441038"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0321-3"}],"event":{"name":"2022 IEEE International Reliability Physics Symposium (IRPS)","start":{"date-parts":[[2022,3,27]]},"location":"Dallas, TX, USA","end":{"date-parts":[[2022,3,31]]}},"container-title":["2022 IEEE International Reliability Physics Symposium (IRPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9764406\/9764408\/09764551.pdf?arnumber=9764551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,14]],"date-time":"2022-06-14T20:41:44Z","timestamp":1655239304000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9764551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/irps48227.2022.9764551","relation":{},"subject":[],"published":{"date-parts":[[2022,3]]}}}