{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:46:36Z","timestamp":1748335596725,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003558","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"14-24","source":"Crossref","is-referenced-by-count":85,"title":["The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays"],"prefix":"10.1109","author":[{"given":"M.S.","family":"Hrishikesh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.P.","family":"Jouppi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.I.","family":"Farkas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Shivakumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912694"},{"key":"ref11","first-page":"206","article-title":"Complexity-effective superscalar processors","author":"subbarao","year":"1997","journal-title":"Proceedings of the 24th Annual International Symposium on Computer Architecture"},{"key":"ref12","article-title":"Cacti 3.0: An integrated cache timing, power and area model","author":"shivakumar","year":"2001","journal-title":"Technical Report 2001\/2"},{"key":"ref13","first-page":"57","article-title":"On pipelining dynamic instruction scheduling logic","author":"jared","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.803637"},{"key":"ref16","article-title":"A 130nm generation logic technology featuring 70nm transistors, dual vt transistors and 6 layers of cu interconnects","author":"tyagi","year":"2000","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref4","first-page":"59","article-title":"Activity-sensitive flip-flop and latch selection for reduced energy","author":"heo","year":"2001","journal-title":"Conference on Advanced Research in VLSI"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937455"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","article-title":"Horowitz. The future of wires","volume":"89","author":"ron","year":"2001","journal-title":"Proceedings of the IEEE"},{"key":"ref5","article-title":"The microarchitecture of the pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCHMT.1981.1135787"},{"key":"ref7","article-title":"An enhanced access and cycle time model for on-chip caches","author":"jouppi","year":"1994","journal-title":"Technical Report 93 5"},{"journal-title":"Design of High-Performance Microprocessor Circuits","year":"2001","author":"anantha","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/17356.17403"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003558.pdf?arnumber=1003558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:38:56Z","timestamp":1497551936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003558","relation":{},"subject":[]}}