{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T20:15:20Z","timestamp":1764792920047},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003559","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"25-34","source":"Crossref","is-referenced-by-count":100,"title":["Increasing processor performance by implementing deeper pipelines"],"prefix":"10.1109","author":[{"given":"E.","family":"Sprangle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Carmean","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Skew-Tolerant Circuit Design","author":"harris","year":"0","journal-title":"Academic Press"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962284"},{"key":"ref10","article-title":"The future of wires","author":"horowitz","year":"1999","journal-title":"In Proceedings of the Semiconductor Research Corporation Work-23 shop on Interconnects for Systems on a Chip"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535511"},{"journal-title":"Pentium Processor Circuit Group","article-title":"Personal communications with Rajesh Kumar","year":"0","key":"ref5"},{"journal-title":"Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism Proceedings of the 30th Annual ACM\/IEEE International Symposium on Microarchitecture","year":"1997","author":"friendly","key":"ref8"},{"key":"ref7","first-page":"116","author":"seznec","year":"1996","journal-title":"Multiple-Block Ahead Branch Predictors in Proceedings of the 7th Intl Conf on Architectural Support for Programming Languages and Operating Systems"},{"key":"ref2","first-page":"324","article-title":"A 0.18-um CMOS IA-32 microprocessor with a 4-GHz integer execution unit","author":"sager","year":"2001","journal-title":"ISSCC Dig Tech Papers"},{"journal-title":"Pentium Processor Architecture Group","article-title":"Personal communications with David Sager","year":"0","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003559.pdf?arnumber=1003559","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T18:40:21Z","timestamp":1489171221000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003559\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003559","relation":{},"subject":[]}}