{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:17:33Z","timestamp":1743063453507,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003560","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"37-46","source":"Crossref","is-referenced-by-count":54,"title":["Efficient dynamic scheduling through tag elimination"],"prefix":"10.1109","author":[{"given":"D.","family":"Ernst","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Austin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report TN-36"},{"article-title":"High-Performance CMOS System Design using Wave Pipelining","year":"1995","author":"nowka","key":"ref11"},{"key":"ref12","article-title":"Complexity-Effective Superscalar Processors","author":"subbarao","year":"1997","journal-title":"Proc 24th Annu Int Symp Computer Architecture"},{"key":"ref13","article-title":"Quantifying the Complexity of Superscalar Processors","author":"subbarao","year":"1997","journal-title":"Tech Rep CS-1328"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"patterson","key":"ref14"},{"key":"ref15","article-title":"An Integrated Cache Timing and Power Model","author":"reinman","year":"0","journal-title":"Compaq Tech Rep"},{"journal-title":"The MOSIS Service","year":"0","key":"ref16"},{"journal-title":"SPEC System Performance Evaluation Committee","year":"0","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742777"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360136","article-title":"On Pipelining Dynamic Instruction Scheduling Logic","author":"stark","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650557"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref8","article-title":"The 21264: a superscalar Alpha processor with out-of-order execution","author":"keller","year":"1996","journal-title":"Presented at the 9th Annual Microprocessor Forum"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/279361.279377","article-title":"Pipeline Gating: Speculation Control for Energy Reduction","author":"manne","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945407"},{"key":"ref23","article-title":"Reducing the Complexity of the Scheduling Logic","volume":"ics 1","author":"canal","year":"2001"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003560.pdf?arnumber=1003560","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,23]],"date-time":"2020-03-23T17:25:53Z","timestamp":1584984353000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003560\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003560","relation":{},"subject":[]}}