{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:04:05Z","timestamp":1761930245392,"version":"build-2065373602"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003561","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"47-58","source":"Crossref","is-referenced-by-count":26,"title":["Slack: maximizing performance under technological constraints"],"prefix":"10.1109","author":[{"given":"B.","family":"Fields","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Bodik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.","family":"Hill","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Non-vital loads","author":"rakvic","year":"2000","journal-title":"Technical Report CMuART-2000–02"},{"key":"ref11","article-title":"A design space evaluation of grid processor architectures","author":"sankaralingam","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref13","article-title":"Reducing power with dynamic critical path information","author":"seng","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937442"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742777"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref3","article-title":"Dynamic instruction scheduling slack","author":"casmira","year":"2000","journal-title":"Proceedings of the Kool Chips Workshop in Conjunction with MICRO-33"},{"key":"ref6","article-title":"Chapter 4: Micro-architecture design and control speculation for energy reduction","author":"grunwald","year":"0","journal-title":"To Appear in Power-Aware Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808593"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref7","article-title":"Digital 21264 sets new standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"journal-title":"Network Analysis for Planning and Scheduling","year":"1970","author":"battersby","key":"ref1"},{"key":"ref9","article-title":"Evaluating design tradeoffs in dual speed pipelines","author":"pyreddy","year":"2001","journal-title":"Workshop on Complexity-Effective Design in conjunction with ISCA 2001"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003561.pdf?arnumber=1003561","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T18:39:29Z","timestamp":1489171169000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003561\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003561","relation":{},"subject":[]}}