{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:41:46Z","timestamp":1742632906087},"reference-count":35,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003562","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"59-70","source":"Crossref","is-referenced-by-count":78,"title":["A large, fast instruction window for tolerating cache misses"],"prefix":"10.1109","author":[{"given":"A.R.","family":"Lebeck","sequence":"first","affiliation":[]},{"given":"J.","family":"Koppanalil","sequence":"additional","affiliation":[]},{"family":"Tong Li","sequence":"additional","affiliation":[]},{"given":"J.","family":"Patwardhan","sequence":"additional","affiliation":[]},{"given":"E.","family":"Rotenberg","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Precompiled SPEC2000 Alpha Binaries","year":"0","author":"weaver","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025"},{"key":"ref31","article-title":"POWER4 System Microarchitecture","author":"tendler","year":"2001","journal-title":"white paper IBM"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524580"},{"key":"ref35","first-page":"172","article-title":"Understanding the backward slices of performance degrading instructions","author":"zilles","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref34","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/360128.360143","article-title":"Two-Level Hierarchical Register File Organization For VLIW Processors","author":"zalamea","year":"2000","journal-title":"Proceedings of the 33rd Annual International Symposium on Microarchitecture"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377854"},{"key":"ref11","article-title":"Early Experiences with Olden","author":"carlisle","year":"1993","journal-title":"Proceedings of the 6th International Workship on Languages and Compilers for Parallel Computing"},{"journal-title":"Alpha 21264 Microprocessor Hardware Reference Manual","year":"1999","key":"ref12"},{"key":"ref13","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.668985"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937434"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339689"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379249"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742787"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref6","article-title":"Scalable Register Renaming via the Quack Register File","author":"black","year":"2000","journal-title":"Technical Report CMuArt 00–1"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"ref8","article-title":"Evaluating Future Microprocessors-the SimpleScalar Tool Set","author":"burger","year":"1996","journal-title":"Technical Report 1308 University of Wisconsin-Madison Computer Sciences Department"},{"key":"ref7","article-title":"Select-Free Instruction Scheduling Logic","author":"brown","year":"0","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"ref9","first-page":"327","article-title":"A Low-Complexity Issue Logic","author":"canal","year":"2001","journal-title":"Proceedings of the 2000 International Conference on Supercomputing"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","article-title":"A Large, Fast Instruction Window for Tolerating Cache Misses","author":"li","year":"2002","journal-title":"Technical Report CS-2002–03"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref24","article-title":"Memory Behavior of the SPEC2000 Benchmark Suite","author":"sair","year":"2000","journal-title":"IBM T J Watson Technical Report RC-21852"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"journal-title":"Characterizing and Removing Branch Mispredictions","year":"1999","author":"skadron","key":"ref26"},{"key":"ref25","article-title":"A Design Space Evaluation of Grid Processor Architectures","author":"sankaralingam","year":"2001","journal-title":"Proceedings of the 34th Annual International Symposium on Microarchitecture"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003562.pdf?arnumber=1003562","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T05:33:35Z","timestamp":1623130415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003562\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003562","relation":{},"subject":[]}}