{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T06:11:41Z","timestamp":1744697501816,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003571","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"137-147","source":"Crossref","is-referenced-by-count":6,"title":["Dynamic fine-grain leakage reduction using leakage-biased bitlines"],"prefix":"10.1109","author":[{"family":"Seongmoo Heo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Barr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hampton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Asanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360150","article-title":"Dynamic zero compression for cache energy reduction","author":"villa","year":"2000","journal-title":"MICRO-33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.661212"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"},{"key":"ref30","first-page":"1772","article-title":"A 60-mw MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme","volume":"33","author":"takahasi","year":"1998","journal-title":"IEEE JSSC"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991109"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344182"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852696"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.988724"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383135"},{"key":"ref16","first-page":"165","article-title":"Enhanced multi-threshold (MTC-MOS) circuits using variable well bias","author":"kosonocky","year":"2001","journal-title":"ISLPED"},{"key":"ref17","first-page":"1770","article-title":"A 0.9-V, 150-MHz, 10-mW, 4mm2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme","volume":"31","author":"kuroda","year":"1996","journal-title":"IEEE JSSC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.661211"},{"key":"ref19","first-page":"1766","article-title":"A 1-V programmable DSP for wireless communications","volume":"32","author":"lee","year":"1997","journal-title":"IEEE JSSC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535572"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"},{"key":"ref27","article-title":"Design of an 8-wide superscalar RISC microprocessor with simultaneous multithreading","author":"preston","year":"2002","journal-title":"ISSCC Digest and Visuals Supplement"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"191","DOI":"10.1145\/360128.360148","article-title":"A static power model for architects","author":"butts","year":"2000","journal-title":"MICRO-33"},{"key":"ref6","article-title":"Semiconductors","author":"for","year":"2000","journal-title":"2000 update process integration devices and structures Technical report ITRS"},{"key":"ref29","first-page":"861","article-title":"A 1-V high-speed MTCMOS circuit scheme for power-down application circuits","volume":"32","author":"shigemasu","year":"1997","journal-title":"IEEE JSSC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542313"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992979"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1997.606670"},{"key":"ref1","first-page":"155","article-title":"High-speed dynamic logic styles for scaled-down CMOS and MTCMOS technologies","author":"allarm","year":"2000","journal-title":"ISLPED"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687997"},{"key":"ref22","first-page":"420","article-title":"A 1000-MIPS\/W microprocessor using speed-adaptive threshold-voltage CMOS with forward bias","author":"miyazaki","year":"2000","journal-title":"ISSCC Digest"},{"key":"ref21","first-page":"96","article-title":"760MHz G6 S\/390 microprocessor exploiting multiple Vt and copper interconnects","author":"mcpherson","year":"2000","journal-title":"ISSCC Digest"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383132"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003571.pdf?arnumber=1003571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:38:56Z","timestamp":1497566336000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003571","relation":{},"subject":[]}}