{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T17:41:27Z","timestamp":1773078087309,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003572","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"148-157","source":"Crossref","is-referenced-by-count":204,"title":["Drowsy caches: simple techniques for reducing leakage power"],"prefix":"10.1109","author":[{"given":"K.","family":"Flautner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Nam Sung Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Blaauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Mudge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","year":"0"},{"key":"ref3","first-page":"61","article-title":"Adaptive mode-control: A static-power-efficient cache design","author":"zhou","year":"2001","journal-title":"Proc of Int Conf on Parallel Architectures and Compilation Techniques"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955040"},{"key":"ref6","article-title":"Scheduling for reduced CPU energy","author":"weiser","year":"1994","journal-title":"In First Symposium on Operating Systems Design and Implementation"},{"key":"ref11","first-page":"413","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280939"},{"key":"ref12","article-title":"Alpha-particled-induced soft errors in dynamic memories","volume":"ed 26","author":"may","year":"1979","journal-title":"IEEE Trans on Electron Devices"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381702"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280790"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref9","first-page":"213","article-title":"Silicon processing for the VLSI era","volume":"3","author":"wolf","year":"1995","journal-title":"The Submicron MOSFET"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","location":"Anchorage, AK, USA","acronym":"ISCA-02"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003572.pdf?arnumber=1003572","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:38:56Z","timestamp":1497551936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003572\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003572","relation":{},"subject":[]}}