{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T22:54:53Z","timestamp":1770332093888,"version":"3.49.0"},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003576","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"171-182","source":"Crossref","is-referenced-by-count":72,"title":["Using a user-level memory thread for correlation prefetching"],"prefix":"10.1109","author":[{"given":"Y.","family":"Solihin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jaejin Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"dongarra","year":"0","journal-title":"SparseBench A Sparse Iterative Benchmark"},{"key":"ref11","article-title":"Prefetching Linked Data Structures in Systems with Merged DRAM-Logic","author":"hughes","year":"2000","journal-title":"Technical Report UIUCDCS-R-2001–2221"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"ref14","first-page":"206","article-title":"A Prefetching Technique for Irregular Accesses to Linked Data Structures","author":"karlsson","year":"2000","journal-title":"International Symposium on High-Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277847"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.612252"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727263"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476830"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335248"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"ref27","year":"0","journal-title":"Sony Computer Entertainment Inc"},{"key":"ref3","article-title":"Treecode. Institute for Astronomy, University of Hawaii","author":"barnes","year":"1994"},{"key":"ref6","article-title":"Generalized Correlation Based Hardware Prefetching","author":"charney","year":"1995","journal-title":"Technical Report EE-CEG-95–1 Cornell University"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1109\/ISCA.1995.524560","article-title":"Speeding up irregular applications in shared-memory multiprocessors: memory binding and group prefetching","author":"zheng zhang","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref8","first-page":"51","article-title":"Multi-Chain Prefetching: Effective Exploitation of Inter-Chain Memory Parallelism for Pointer-Chasing Codes","author":"choi","year":"2001","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1976.233801"},{"key":"ref9","first-page":"33","article-title":"Content-Based Prefetching: Initial Results","author":"cooksey","year":"2000","journal-title":"the 2nd Workshop on Intelligent Memory Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501191"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"ref22","year":"0","journal-title":"Technical Brief NVIDIA nForce Integrated Graphics Processor (IGP) and Dynamic Adaptive Speculative Pre-Processor (DASP)"},{"key":"ref21","year":"1997","journal-title":"Version 2 0"},{"key":"ref24","author":"pomerene","year":"1989","journal-title":"Prefetching system for a cache having a second directory for sequentially accessed blocks"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref26","first-page":"42","article-title":"Predictor-Directed Stream Buffers","author":"sherwood","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","location":"Anchorage, AK, USA","acronym":"ISCA-02"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003576.pdf?arnumber=1003576","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:38:56Z","timestamp":1497566336000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003576\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003576","relation":{},"subject":[]}}