{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:29:50Z","timestamp":1729646990213,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003577","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"183-194","source":"Crossref","is-referenced-by-count":6,"title":["Avoiding initialization misses to the heap"],"prefix":"10.1109","author":[{"given":"J.A.","family":"Lewis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Black","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.H.","family":"Lipasti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/155090.155107"},{"year":"1994","article-title":"IBM Microelectronics, Motorola Corporation. PowerPC Microprocessor Family: The Programming Environments","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISCA.1993.698560"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/195470.195531"},{"key":"ref14","article-title":"Cache memory design considerations to support languages with dynamic heap allocation","author":"peng","year":"1989","journal-title":"Technical Report 860"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/88.473612"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/244804.244807"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/232973.232984"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/291006.291012"},{"key":"ref19","article-title":"Limitation of cache prefetching on a bus-based multiprocessor","author":"tullsen","year":"1993","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/143365.143486"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/232973.232983"},{"year":"1996","author":"cragon","article-title":"Memory Systems and Pipelined Processors","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ISCA.1994.288147"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ISCA.1993.698548"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/210126.210129"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/173262.155108","article-title":"Using lifetime predictors to improve memory allocation performance","volume":"28","author":"barrett","year":"1993","journal-title":"ACM SIG-PLAN Notices"},{"volume":"1","year":"0","journal-title":"AIX Version 4 3 Base Operating System and Extensions Technical Reference","key":"ref1"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/263580.263631"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1145\/216585.216588"}],"event":{"acronym":"ISCA-02","name":"29th Annual International Symposium on Computer Architecture","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003577.pdf?arnumber=1003577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:38:56Z","timestamp":1497551936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003577","relation":{},"subject":[]}}