{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T01:22:06Z","timestamp":1725672126081},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003585","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"271-280","source":"Crossref","is-referenced-by-count":14,"title":["Speculative dynamic vectorization"],"prefix":"10.1109","author":[{"given":"A.","family":"Pajuelo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645808"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742785"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645796"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744346"},{"key":"ref15","article-title":"Control Independence in Trace Processors","author":"rotenberg","year":"1999","journal-title":"Proceedings of the 32nd International Symposium on Microarchitecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref17","first-page":"260","article-title":"Vector instruction set support for conditional operations","author":"smith","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"ref19","article-title":"Control Speculation in Multithread Processors through Dynamic Loop Detection","author":"tubella","year":"1998","journal-title":"Proceedings of the 4th International Symposium on High-Performance Computer Architecture"},{"key":"ref4","article-title":"Compiler Transformations for High Performance Computing","author":"bacon","year":"1993","journal-title":"Technical Report No UCB\/CSD-93-7B1 University of California-Berkeley"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"article-title":"Advanced Vector Architectures","year":"1997","author":"espasa","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0002857"},{"article-title":"Speculative Execution Through Value Prediction","year":"2000","author":"gonz\u00e1lez","key":"ref7"},{"article-title":"Vector Microprocessors","year":"1998","author":"asanovic","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/29873.29875"},{"key":"ref9","first-page":"115","article-title":"A Survey of Compiler Optimization Techniques","author":"kennedy","year":"1978","journal-title":"Le Point sur la Compilation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.256451"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.385.0493"},{"key":"ref21","doi-asserted-by":"crossref","DOI":"10.1145\/307338.300981","article-title":"Dynamic Vectorization: A Mechanism for Exploiting Far-Flung ILP in Ordinary Programs","author":"vajapeyam","year":"1999","journal-title":"Proceedings of the 26th International Symposium on Computer Architecture"},{"article-title":"Supercompilers for Parallel and Vector Processors","year":"1990","author":"zima","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.919276"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003585.pdf?arnumber=1003585","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:38:57Z","timestamp":1497551937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003585\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003585","relation":{},"subject":[]}}