{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:53Z","timestamp":1772725553283,"version":"3.50.1"},"reference-count":28,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003587","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T20:30:39Z","timestamp":1056573039000},"page":"295-306","source":"Crossref","is-referenced-by-count":75,"title":["Design tradeoffs for the alpha EV8 conditional branch predictor"],"prefix":"10.1109","author":[{"given":"A.","family":"Seznec","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Felix","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Krishnan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Sazeides","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552664"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/279361.279379","article-title":"Dynamic history-length fitting: A third level of adaptivity for branch prediction","volume":"26","author":"juan","year":"1998","journal-title":"Proceedings of the 25th Annual International Symposium on Computer Architecture (ISCA'98)"},{"key":"ref13","article-title":"The bi-mode branch predictor","author":"lee","year":"1997","journal-title":"Proceedings of the 30th Annual International Symposium on Microarchitecture"},{"key":"ref14","article-title":"Combining branch predictors","author":"mcfarling","year":"1993","journal-title":"Technical Report"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604715"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165152"},{"key":"ref17","article-title":"Skewed associative caches","author":"seznec","year":"1993","journal-title":"Proceedings of PARLE’ 93"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237169"},{"key":"ref19","article-title":"De-aliased hybrid branch predictors","author":"seznec","year":"1999","journal-title":"Technical Report RR-3618"},{"key":"ref28","first-page":"276","article-title":"A comparative analysis of schemes for correlated branch prediction","author":"young","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742770"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742786"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807406"},{"key":"ref5","article-title":"Method and apparatus for predicting multiple conditional branches","author":"giacalone","year":"2001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192756"},{"key":"ref7","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref2","article-title":"Compaq Chooses SMT for Alpha","author":"diefendorff","year":"1999","journal-title":"Microprocessor Report"},{"key":"ref9","article-title":"Improving branch predictors by correlating on data values","author":"heil","year":"1999","journal-title":"Proceedings of the 32nd Int Symp on Microarchitecture"},{"key":"ref1","first-page":"287","article-title":"Next cache line and set prediction","author":"calder","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref20","article-title":"Speculative updates of local and global branch history: A quantitative analysis","author":"skadron","year":"2000","journal-title":"Journal of Instruction-Level Parallelism Vol 2 Jan 2000"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604711"},{"key":"ref21","article-title":"A study of branch prediction strategies","author":"smith","year":"1981","journal-title":"Proceedings of the 8th Annual International Symposium on Computer Architecture"},{"key":"ref24","article-title":"The influence of branch prediction table interference on branch prediction scheme performance","author":"talcott","year":"1995","journal-title":"Proceedings of the 3rd Annual International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/773473.178260"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"ref25","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","location":"Anchorage, AK, USA","acronym":"ISCA-02"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003587.pdf?arnumber=1003587","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:38:57Z","timestamp":1497566337000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003587\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003587","relation":{},"subject":[]}}