{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:41:49Z","timestamp":1742632909310,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2002.1003589","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T16:30:39Z","timestamp":1056558639000},"page":"318-329","source":"Crossref","is-referenced-by-count":37,"title":["A scalable instruction queue design using dependence chains"],"prefix":"10.1109","author":[{"given":"S.E.","family":"Raasch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.L.","family":"Binkert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.K.","family":"Reinhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1109\/MICRO.2001.991121","article-title":"A high-speed dynamic instruction scheduling scheme for superscalar processors","author":"goshima","year":"2001","journal-title":"34th Int'l Symp on Microarchitecture"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"490","DOI":"10.1109\/5.920580","article-title":"The future of wires","volume":"89","author":"ron","year":"2001","journal-title":"Proc IEEE"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1996.537165"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/PACT.1998.727183","article-title":"Superscalar execution with dynamic data forwarding","author":"\u00f6nder","year":"1998","journal-title":"Proc 1998 Int Conf Parallel Architectures and Compilation Techniques"},{"key":"ref17","first-page":"206","article-title":"Complexity-effective superscalar processors","author":"subbarao","year":"1997","journal-title":"Proc 24th Int'l Symp on Computer Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/2.612249"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"ref4","article-title":"Evaluating future microprocessors: the SimpleScalar tool set","author":"doug","year":"1996","journal-title":"Technical Report 1308"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/MICRO.2001.991119","article-title":"Select-free instruction logic","author":"brown","year":"2001","journal-title":"34th Int'l Symp on Microarchitecture"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377854"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335263"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694788"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937452"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.803637"},{"key":"ref21","first-page":"57","article-title":"On pipelining dynamic instruction scheduling logic","author":"jared","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676375"},{"key":"ref23","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"}],"event":{"name":"29th Annual International Symposium on Computer Architecture","acronym":"ISCA-02","location":"Anchorage, AK, USA"},"container-title":["Proceedings 29th Annual International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7869\/21664\/01003589.pdf?arnumber=1003589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,26]],"date-time":"2023-04-26T11:25:13Z","timestamp":1682508313000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1003589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isca.2002.1003589","relation":{},"subject":[]}}