{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:39:52Z","timestamp":1742384392561},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1206989","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"source":"Crossref","is-referenced-by-count":6,"title":["Banked multiported register files for high-frequency superscalar microprocessors"],"prefix":"10.1109","author":[{"given":"J.H.","family":"Tseng","sequence":"first","affiliation":[]},{"given":"K.","family":"Asanovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993068"},{"key":"ref15","article-title":"Memory behavior of the SPEC2000 benchmark suite","author":"sair","year":"2000","journal-title":"Technical report IBM Research Report"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176265"},{"key":"ref17","article-title":"Multi-scalar processors","author":"sohi","year":"1995","journal-title":"ISCA-22"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1995.375394"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876058"},{"key":"ref4","article-title":"The Simplescalar Toolset, version 2.0","author":"burger","year":"1997","journal-title":"University of Wisconsin-Madison Technical Report"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995719"},{"key":"ref6","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","year":"1989","journal-title":"Scientific processor vector file organization"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref7","article-title":"DEC. Vector register system for executing plural read\/write commands concurrently and independently routing data to plural read\/write ports","year":"1990","journal-title":"U S Patent"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383096"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803948"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552666"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280943"},{"key":"ref21","article-title":"The SPARC Architecture Manual\/version 9","author":"weaver","year":"1994"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","location":"San Diego, CA, USA","acronym":"ISCA-03"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01206989.pdf?arnumber=1206989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:56:57Z","timestamp":1489427817000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1206989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1206989","relation":{},"subject":[]}}