{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:38:44Z","timestamp":1742395124265},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1207005","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"253-262","source":"Crossref","is-referenced-by-count":3,"title":["Cyclone: a broadcast-free dynamic instruction scheduler with selective replay"],"prefix":"10.1109","author":[{"given":"D.","family":"Ernst","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Hamel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Austin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545223","article-title":"Jinson Koppanalil, Tong Li, Jaidev Pat-wardhan, and Eric Rotenberg. A Large, Fast Instruction Window for Tolerating Cache Misses","author":"lebeck","year":"2002","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/161541.159765"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"ref13","article-title":"and Shih-Lien Lu. Non-stalling Counterflow Architecture","author":"miller","year":"1998","journal-title":"Proceedings of the Conference on High Performance Computer Architecture (HPCA-4)"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953293"},{"journal-title":"The MOSIS Service","year":"0","key":"ref15"},{"journal-title":"Advanced Compiler Design & Implementation","year":"1997","author":"muchnick","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.24269"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"journal-title":"Digital Design Principles and Practices","year":"2001","author":"wakerly","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref27","article-title":"On Pipelining Dynamic Instruction Scheduling Logic","author":"stark","year":"2000","journal-title":"Proc Int l Symp Microarchitecture (MICRO-33)"},{"key":"ref3","article-title":"Select-Free Instruction Scheduling Logic","author":"brown","year":"2001","journal-title":"Proc Int l Symp Microarchitecture (MICRO-34)"},{"key":"ref6","article-title":"A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors","author":"goshima","year":"2001","journal-title":"Proc 34th Annu Int Symp Microarch (MICRO 34)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"journal-title":"Intel Itanium Architecture Reference Manual","year":"0","key":"ref8"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2002","author":"hennessy","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545224","article-title":"An Instruction Set Architecture and Microarchitecture for Instruction Level Distributed Processing","author":"kim","year":"2002","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003589"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176265"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143484"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143534"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303847"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"ref25"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","acronym":"ISCA-03","location":"San Diego, CA, USA"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01207005.pdf?arnumber=1207005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:25:55Z","timestamp":1497572755000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1207005","relation":{},"subject":[]}}