{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T09:57:11Z","timestamp":1756461431588},"reference-count":40,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1207007","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"source":"Crossref","is-referenced-by-count":9,"title":["Dynamically managing the communication-parallelism trade-off in future clustered processors"],"prefix":"10.1109","author":[{"family":"Rajeev Balasubramonian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sandhya Dwarkadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.H.","family":"Albonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291061"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991108"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106028"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref34","article-title":"CACTI 3.0: An Integrated Cache Timing, Power, and Area Model","author":"shivakumar","year":"2001","journal-title":"Technical Report TN-2001\/2"},{"key":"ref10","article-title":"An Adaptive Issue Queue for Reduced Power at High Performance","author":"buyuktosunoglu","year":"2000","journal-title":"Workshop on Power-Aware Computer Systems PACS2000 Held in Conjunction with ASPLOS-IX"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"ref11","article-title":"Dynamic Cluster Assignment Mechanisms","author":"canal","year":"2000","journal-title":"Proc HPCA 6"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1026483904675"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145839"},{"key":"ref14","first-page":"136","article-title":"Access Region Locality for High-Bandwidth Processor Memory System Design","author":"cho","year":"1999","journal-title":"Proceedings of MICRO-32"},{"key":"ref15","first-page":"100","article-title":"Decoupling Local Variable Accesses in a Wide-Issue Superscalar Processor","author":"cho","year":"1999","journal-title":"Proceeds of ISCA-26"},{"key":"ref16","article-title":"Managing Multi Configurable Hardware via Dynamic Working Set Analysis","author":"dhodapkar","year":"2002","journal-title":"Proceedings of isCA-29"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref19","article-title":"Reducing Power Consumption of the Issue Logic","author":"folegnani","year":"2000","journal-title":"Workshop on Complexity-Effective Design (WCED2000 Held in Conjunction with ISCA27) 2000"},{"key":"ref28","article-title":"A Design Space Evaluation of Grid Processor Architectures","author":"nagarajan","year":"2001","journal-title":"Proceedings of MICRO-34"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694788"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref5","article-title":"The National Technology Roadmap for Engineers","author":"association","year":"1999","journal-title":"Technical Report"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1145\/360128.360165","article-title":"Instruction Distribution Heuristics for Quad-Cluster, Dynamically-Scheduled, Superscalar Processors","author":"baniasadi","year":"2000","journal-title":"Proceedings of MICRO-33"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"245","DOI":"10.1145\/360128.360153","article-title":"Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures","author":"balasubramonian","year":"2000","journal-title":"Proceedings of MICRO-33"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990696"},{"key":"ref9","article-title":"The Simplescalar Toolset","author":"burger","year":"1997","journal-title":"Version 2 0 Technical Report CS-TR-97–1342"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref20","article-title":"Using IPC Variations in Workloads with Externally Specified Rates to Reduce Power Consumption","author":"ghiasi","year":"2000","journal-title":"Workshop on Complexity-Effective Design (WCED2000 Held in Conjunction with ISCA27) 2000"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1145\/360128.360149","article-title":"A Framework for Dynamic Energy Efficiency and Temperature Management","author":"huang","year":"2000","journal-title":"Proceedings of MICRO-33"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139728"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205182"},{"key":"ref25","first-page":"330","article-title":"Media bench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"Proceedings of MICRO-30"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","location":"San Diego, CA, USA","acronym":"ISCA-03"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01207007.pdf?arnumber=1207007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,28]],"date-time":"2023-04-28T04:54:44Z","timestamp":1682657684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1207007","relation":{},"subject":[]}}