{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:31:27Z","timestamp":1742387487389,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1207011","type":"proceedings-article","created":{"date-parts":[[2005,4,12]],"date-time":"2005-04-12T10:25:04Z","timestamp":1113301504000},"page":"324-335","source":"Crossref","is-referenced-by-count":1,"title":["Detecting global stride locality in value streams"],"prefix":"10.1109","author":[{"family":"Huiyang Zhou","sequence":"first","affiliation":[]},{"given":"J.","family":"Flanagan","sequence":"additional","affiliation":[]},{"given":"T.M.","family":"Conte","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379255"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645819"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192756"},{"key":"ref11","article-title":"Improving branch predictors by correlating on data values","author":"heil","year":"1999","journal-title":"32nd International Symposium on Microarchitecture (MICRO-32)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/12.752653"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2000.898082","article-title":"Compiler controlled value prediction using branch predictor based confidence","author":"larson","year":"2000","journal-title":"Proc 33rd Int'l Symp Microarchitecture (MICRO-33)"},{"key":"ref15","article-title":"Decoupled value prediction on trace processors","author":"lee","year":"2000","journal-title":"6th Int'l Symposium on High-Performance Computer Architecture (HPCA-6)"},{"key":"ref16","article-title":"On some implementation issues for value prediction on wide ILP processors","author":"lee","year":"2000","journal-title":"International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237173"},{"key":"ref19","article-title":"Value prediction for speculative multithreaded architectures","author":"marcuello","year":"1999","journal-title":"32nd International Symposium on Microarchitecture (MICRO-32)"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953292"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1999.807407"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref3","article-title":"The SimpleScalar tool set, v2.0","volume":"25","author":"burger","year":"1997","journal-title":"Computer Architecture News (ACM SIGArch Newsletter)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291058"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645817"},{"key":"ref7","article-title":"Speculative execution based on value prediction","author":"gabbay","year":"1996","journal-title":"EE Department Tech Report 1080"},{"article-title":"Exploiting computational locality in global value histories","year":"2002","author":"bodine","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903264"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765939"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744311"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727186"},{"key":"ref21","article-title":"Predictive Techniques for aggressive local speculation","author":"reinman","year":"2000","journal-title":"Proc 31st Int l Symp Microarchitecture (MICRO-31)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995711"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1998.737989"},{"key":"ref26","article-title":"Memory performance analysis of SPEC2000 for the Intel Itanium Processor","author":"serrano","year":"2001","journal-title":"Proc of the 4th Workshop on Workload Characterization"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","acronym":"ISCA-03","location":"San Diego, CA, USA"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01207011.pdf?arnumber=1207011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T14:12:51Z","timestamp":1497622371000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1207011","relation":{},"subject":[]}}