{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T05:07:13Z","timestamp":1769836033256,"version":"3.49.0"},"reference-count":47,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1207016","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"388-398","source":"Crossref","is-referenced-by-count":5,"title":["Guided region prefetching: a cooperative hardware\/software approach"],"prefix":"10.1109","author":[{"family":"Zhenlin Wang","sequence":"first","affiliation":[]},{"given":"D.","family":"Burger","sequence":"additional","affiliation":[]},{"given":"K.S.","family":"McKinley","sequence":"additional","affiliation":[]},{"given":"S.K.","family":"Reinhardt","sequence":"additional","affiliation":[]},{"given":"C.C.","family":"Weems","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1997.622659"},{"key":"ref38","first-page":"42","article-title":"Predictor-directed stream buffers","author":"sherwood","year":"0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765944"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288164"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143486"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"ref12","article-title":"An effective programmable prefetch engine for highperformance processors","author":"chen","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1993.92"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386554"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291051"},{"key":"ref18","first-page":"281","article-title":"An integrated hardware\/software scheme for shared-memory multiprocessors","author":"gornish","year":"0"},{"key":"ref19","article-title":"Memory-side prefetching for linked data structures","author":"hughes","year":"2001","journal-title":"Technical Report UIUCDCS-R- 2001-2221"},{"key":"ref28","first-page":"301","article-title":"Reducing DRAM latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proc 7th Int Symp High-Performance Comput Architecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/29.45616"},{"key":"ref3","article-title":"Architecture and Language Implementation Group","year":"0","journal-title":"Scale compiler infrastructure"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/583810.583820"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953309"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195557"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106979"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937432"},{"key":"ref9","article-title":"Generalized correlation-based hardware prefetching","author":"charney","year":"1995","journal-title":"Technical Report EE_CEG_95-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501191"},{"key":"ref46","first-page":"176","article-title":"Data movement for linked data structures","author":"yang","year":"2000","journal-title":"Proc 1997 ACM Int'l Conf Supercomputing"},{"key":"ref20","first-page":"199","article-title":"Exploring the design space of future CMPs","author":"huh","year":"2001","journal-title":"In Proceedings of the 2001 International Conference on Parallel A rchitectures and Compilation Techniques"},{"key":"ref45","first-page":"210","article-title":"Efficient discovery of regular stride patterns in irregular porgrams and its use in compiler prefetching","author":"wu","year":"0"},{"key":"ref22","first-page":"364","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"0"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524560"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"ref42","first-page":"1","article-title":"Load latency tolerance in dynamically scheduled processors","volume":"1","author":"srinivasan","year":"1999","journal-title":"Journal of Instruction Level Parallelism"},{"key":"ref24","first-page":"159","article-title":"Design and evaluation of compiler algorithms for pre-execution","author":"kim","year":"0"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824351"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/113445.113449"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref43","article-title":"A compiler-assisted data prefetch controller","author":"vanderwiel","year":"0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021598"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","location":"San Diego, CA, USA","acronym":"ISCA-03"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01207016.pdf?arnumber=1207016","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T12:49:32Z","timestamp":1489409372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207016\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":47,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1207016","relation":{},"subject":[]}}