{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T02:59:49Z","timestamp":1709348389084},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2003.1207018","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"source":"Crossref","is-referenced-by-count":0,"title":["A performance analysis of PIM, stream processing, and tiled processing on memory-intensive signal processing kernels"],"prefix":"10.1109","author":[{"given":"J.","family":"Suh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.-G.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.P.","family":"Crago","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lakshmi Srinivasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.C.","family":"French","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Cache and Memory Hierarchy Design: A Performance-Directed Approach","author":"przybylski","year":"1990"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/356887.356892"},{"key":"ref13","article-title":"PIM- and Stream Processor-based Processing for Radar Signal Applications","author":"suh","year":"2002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2001.924932"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"ref16","article-title":"Scalar Operand Networks: On-chip Interconnect for ILP in Partitioned Architectures","author":"taylor","year":"2003","journal-title":"International Symposium on High Performance Computer Architecture"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"ref3","article-title":"Computative Evaluation of Latency Reducing and Tolerating Techniques","author":"gupta","year":"0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"ref5","article-title":"Scalable Vector Media-processors for Embedded Systems","author":"kozyrakis","year":"2002"},{"key":"ref8","year":"0","journal-title":"Mitsubishi Microcomputers M32000D4BFP-80 Data Book"},{"key":"ref7","article-title":"Computer Architecture: A Quantitative Approach","author":"hennessy","year":"1996"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605428"},{"key":"ref1","year":"2002","journal-title":"Apple"},{"key":"ref9","article-title":"Media Processing Applications on the Imagine","author":"owens","year":"0"}],"event":{"name":"ISCA 2003: 30th International Symposium on Computer Architecture","location":"San Diego, CA, USA","acronym":"ISCA-03"},"container-title":["30th Annual International Symposium on Computer Architecture, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8578\/27165\/01207018.pdf?arnumber=1207018","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:09:11Z","timestamp":1489424951000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207018\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isca.2003.1207018","relation":{},"subject":[]}}