{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:56:48Z","timestamp":1771703808749,"version":"3.50.1"},"reference-count":51,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2004.1310759","type":"proceedings-article","created":{"date-parts":[[2004,11,13]],"date-time":"2004-11-13T00:14:14Z","timestamp":1100304854000},"page":"2-13","source":"Crossref","is-referenced-by-count":60,"title":["Evaluation of the raw microprocessor: an exposed-wire-delay architecture for ILP and streams"],"prefix":"10.1109","author":[{"given":"M.B.","family":"Taylor","sequence":"first","affiliation":[]},{"given":"W.","family":"Lee","sequence":"additional","affiliation":[]},{"given":"J.","family":"Miller","sequence":"additional","affiliation":[]},{"given":"D.","family":"Wentzlaff","sequence":"additional","affiliation":[]},{"given":"I.","family":"Bratt","sequence":"additional","affiliation":[]},{"given":"B.","family":"Greenwald","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hoffmann","sequence":"additional","affiliation":[]},{"given":"P.","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"J.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"J.","family":"Psota","sequence":"additional","affiliation":[]},{"given":"A.","family":"Saraf","sequence":"additional","affiliation":[]},{"given":"N.","family":"Shnidman","sequence":"additional","affiliation":[]},{"given":"V.","family":"Strumpen","sequence":"additional","affiliation":[]},{"given":"M.","family":"Frank","sequence":"additional","affiliation":[]},{"given":"S.","family":"Amarasinghe","sequence":"additional","affiliation":[]},{"given":"A.","family":"Agarwal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698563"},{"key":"36","author":"palacharla","year":"1998","journal-title":"Complexity-Effective Superscalar Processors"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"34","author":"narayanan","year":"2003","journal-title":"Generating Permutation Instructions from A High-level Description"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1007\/BF00130111"},{"key":"37","first-page":"34","article-title":"Introducing IBM's first copper wiring foundry technology: Design, development, and qualification of CMOS 7SF, a .18 micron dual-oxide technology for SRAM, ASICs, and embedded DRAM","author":"rovedo","year":"0","journal-title":"Q4 2000 IBM MicroNews"},{"key":"38","first-page":"124","article-title":"Modulo scheduling for a fully-distributed clustered VLIW architecture","author":"sanchez","year":"0","journal-title":"MicroMat 2000"},{"key":"43","article-title":"The raw processor specification","author":"taylor","year":"2004","journal-title":"Technical Memo"},{"key":"42","article-title":"Deionizer: A tool for capturing and embedding I\/O calls","author":"taylor","year":"2004","journal-title":"Technical Memo"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859665"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/285930.286010"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310763"},{"key":"23","author":"kubiatowicz","year":"1998","journal-title":"Integrated Shared-Memory and Message-Passing Communication in the Alewife Multiprocessor"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176243"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/2.121510"},{"key":"27","first-page":"849","article-title":"System on a chip technology platform for .18 micron digital, mixed signal & eDRAM applications","author":"mahnkopf","year":"0","journal-title":"1999 IEDM"},{"key":"28","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009502"},{"key":"2","first-page":"2","article-title":"LAPACK: A portable linear algebra library for high-performance computers","author":"anderson","year":"0","journal-title":"ICSLP 1990"},{"key":"1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"7","author":"chinnery","year":"2002","journal-title":"Closing the Gap between ASIC & Custom"},{"key":"30","author":"mccalpin","year":"0","journal-title":"STREAM Sustainable Memory Bandwidth in High Perf Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499187"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765935"},{"key":"32","first-page":"344","article-title":"The implementation of the next-generation 64b itanium microprocessor","author":"naffziger","year":"0","journal-title":"ISSCC 2002"},{"key":"4","first-page":"134","article-title":"The RAW benchmark suite: Computation structures for general purpose computing","author":"babb","year":"0","journal-title":"1997 FCCM"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/71.940747"},{"key":"9","first-page":"281","article-title":"Tarantula: A vector extension to the alpha architecture","author":"espasa","year":"0","journal-title":"ISCAS 2002"},{"key":"8","first-page":"22","article-title":"Intel Raises the ante with P858","author":"diefendorff","year":"1999","journal-title":"Microprocessor Report"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871610"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106783"},{"key":"18","first-page":"71","article-title":"An ISA and microarchitecture for instruction level distributed processing","author":"kim","year":"0","journal-title":"ISCAS 2002"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"16","article-title":"Stream algorithms and architecture","volume":"mit lcs tm 636","author":"hoffmann","year":"2003","journal-title":"Technical Memo"},{"key":"13","first-page":"1","article-title":"Coppermine outruns Athlon","author":"gwennap","year":"1999","journal-title":"Microprocessor Report October"},{"key":"14","first-page":"12","article-title":"Garp: A MIPS processor with reconfigurable coprocessor","author":"hauser","year":"0","journal-title":"1997 FCCM"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605428"},{"key":"12","author":"gross","year":"1998","journal-title":"iWarp Anatomy of a Parallel Computing System"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/2.730733"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"49","author":"wentzlaff","year":"2002","journal-title":"Architectural implications of bit-level computation in communication applications"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"45","first-page":"341","article-title":"Scalar operand networks: On-chip interconnect for ILP in partitioned architectures","author":"taylor","year":"0","journal-title":"HPCA 2003"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"47","first-page":"179","article-title":"StreamIt: A language for streaming applications","author":"thies","year":"0","journal-title":"2002 Compiler Construction"},{"key":"46","article-title":"Scalar operand networks: Design, implementation, and analysis","author":"taylor","year":"2004","journal-title":"Technical Memo"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"51","first-page":"197","article-title":"A high performance 180 nm generation logic technology","author":"yang","year":"0","journal-title":"IEDM 1998"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(00)00087-9"}],"event":{"name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","location":"Munchen, Germany"},"container-title":["Proceedings. 31st Annual International Symposium on Computer Architecture, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9170\/29103\/01310759.pdf?arnumber=1310759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T02:53:38Z","timestamp":1489546418000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1310759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":51,"URL":"https:\/\/doi.org\/10.1109\/isca.2004.1310759","relation":{},"subject":[]}}