{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:04:15Z","timestamp":1771704255412,"version":"3.50.1"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2004.1310764","type":"proceedings-article","created":{"date-parts":[[2004,11,12]],"date-time":"2004-11-12T19:14:14Z","timestamp":1100286854000},"page":"64-75","source":"Crossref","is-referenced-by-count":221,"title":["Single-ISA heterogeneous multi-core architectures for multithreaded workload performance"],"prefix":"10.1109","author":[{"given":"R.","family":"Kumar","sequence":"first","affiliation":[]},{"given":"D.M.","family":"Tullsen","sequence":"additional","affiliation":[]},{"given":"P.","family":"Ranganathan","sequence":"additional","affiliation":[]},{"given":"N.P.","family":"Jouppi","sequence":"additional","affiliation":[]},{"given":"K.I.","family":"Farkas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","year":"0"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261391"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic jobscheduling for a simultaneous multithreading architecture","author":"snavely","year":"2000","journal-title":"Eighth International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.1998.658762"},{"key":"16","article-title":"A static scheduling heuristic for heterogeneous processors","volume":"2","author":"oh","year":"1996","journal-title":"Euro-Par"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2003.6"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253185","article-title":"Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction","author":"kumar","year":"2003","journal-title":"International Symposium on Microarchitecture"},{"key":"11","year":"0","journal-title":"Power"},{"key":"12","year":"2003","journal-title":"Power5 Presentation at Microprocessor Forum"},{"key":"21","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HCW.1999.765092"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991129"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"24","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2001.960008"},{"key":"2","first-page":"282","article-title":"Piranha: a scalable architecture based on single-chip multiprocessing","author":"barroso","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/2.84896"},{"key":"1","year":"0","journal-title":"International Technology Roadmap for Semiconductors 2003"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824336"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545247","article-title":"Tarantula: A vector extension to the alpha architecture","author":"espasa","year":"2002","journal-title":"International Symposium on Computer Architecture"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/71.983942"},{"key":"9","author":"hennessy","year":"2002","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"8","article-title":"A single-chip multiprocessor","volume":"30","author":"hammond","year":"1997","journal-title":"IEEE Computer"}],"event":{"name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","location":"Munchen, Germany"},"container-title":["Proceedings. 31st Annual International Symposium on Computer Architecture, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9170\/29103\/01310764.pdf?arnumber=1310764","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,30]],"date-time":"2023-04-30T01:48:18Z","timestamp":1682819298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1310764\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/isca.2004.1310764","relation":{},"subject":[]}}