{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:43:12Z","timestamp":1742384592449,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2004.1310771","type":"proceedings-article","created":{"date-parts":[[2004,11,13]],"date-time":"2004-11-13T00:14:14Z","timestamp":1100304854000},"page":"150-161","source":"Crossref","is-referenced-by-count":6,"title":["Synchroscalar: a multiple clock domain, power-aware, tile-based embedded processor"],"prefix":"10.1109","author":[{"given":"J.","family":"Oliver","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Rao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Sultana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Crandall","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Czernikowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.W.","family":"Jones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Franklin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Akella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.T.","family":"Chong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Intel Xeon Processor 2 8 Ghz Datasheet","year":"2003","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1007\/BF00130111"},{"journal-title":"Berkeley predictive technology model","year":"0","author":"hu","key":"17"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2001.934512"},{"journal-title":"Omap Backgrounder","year":"0","author":"instruments","key":"18"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-4417-3_2"},{"key":"15","article-title":"Technology independent area and delay estimates for microprocessor building blocks","volume":"tr2000 5","author":"gupta","year":"2000","journal-title":"Technical Report"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"13","article-title":"A 5ghz cmos transceiver for ieee 802.11a wireless lan","author":"su","year":"2002","journal-title":"International Solid State Circuits Conference"},{"key":"14","article-title":"A new distributed dsp architecture based on the intel ixs for wireless client and infrastructure","volume":"14","author":"tsui","year":"2002","journal-title":"Hot Chips"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2002.1012346"},{"key":"11","first-page":"605","article-title":"Stream computations organized for reconfigurable execution (SCORE)","author":"caspi","year":"2000","journal-title":"FPL"},{"journal-title":"The Raw Microprocessor A Computational Fabric for Software Circuits and General Purpose Programs","year":"2002","author":"taylor","key":"38"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707889"},{"key":"21","article-title":"Static scheduling of synchronous dataflow programs for digital signal processing","volume":"c 36","author":"lee","year":"1999","journal-title":"IEEE Transactions on Computers"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2002.1012349"},{"key":"43","article-title":"Interconnect architecture exploration for low energy reconfigurable single-chip DSP","author":"zhang","year":"1999","journal-title":"Proceedings of the Workshop on VLSI Orlando Florida"},{"key":"42","article-title":"A digital 72Mb\/s 64-QAM OFDM transceiver for 5GHz wireless LAN in 0.18um CMOS","author":"eberle","year":"2002","journal-title":"International Solid State Circuits Conference"},{"key":"41","first-page":"5","article-title":"130nm Logic technology featuring 60nm transistors, low-k dielectrics, and cu interconnects","volume":"6","author":"thompson","year":"2002","journal-title":"Intel Technology Journal"},{"journal-title":"Texas Instruments GC4014 Quad Receiver Chip Datasheet","year":"1999","key":"40"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/4.881217"},{"key":"22","first-page":"37","article-title":"ASOC: A scalable, single-chip communications architecture","author":"liang","year":"2000","journal-title":"IEEE PACT"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944675"},{"key":"24","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"25","first-page":"158","article-title":"Power and performance evaluation of globally asynchronous locally synchronous processors","volume":"30","author":"marculescu","year":"2002","journal-title":"Proceedings of the 29th International Symposium on Computer Architecture (ISCA-02) Volume 30 2 of Computer Architectuer News"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.1997.632077"},{"journal-title":"A Low Power 200 MHz Multiported Register File for the Vector IRAM Chip","year":"2001","author":"mavroidis","key":"27"},{"key":"28","article-title":"A 1V 0.9mW at 100 MHz 2k\ufffd16b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 ?m dual-Vt CMOS","author":"mori","year":"1998","journal-title":"IEEE Int Solid-State Conf Dig Tech Papers"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234199"},{"journal-title":"Analog Devices Press Release Blackfin","year":"2003","key":"2"},{"journal-title":"Detection and tracking of point features","year":"1991","author":"tomasi","key":"10"},{"journal-title":"Amphion CS6701 Hybrid MPEG-4 Video Encoder","year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.1997.609330"},{"key":"7","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1023\/A:1008052406396","article-title":"Synthesis of embedded software from synchronous dataflow specifications","author":"bhattacharya","year":"1999","journal-title":"Journal of VLSI Signal Processing"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1389-2","author":"bhattacharya","year":"1996","journal-title":"Software Synthesis from Dataflow Graphs"},{"key":"32","article-title":"A single chip PHY COFDM modem for IEEE 802.11 a with integrated ADCs and DACs","author":"ryan","year":"2002","journal-title":"International Solid State Circuits Conference"},{"year":"2003","author":"benedetti","key":"5"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292368"},{"key":"9","article-title":"Ptolemy: A framework for simulating and prototyping heterogenous systems","volume":"4","author":"buck","year":"1994","journal-title":"Int J Computer Simulation"},{"key":"8","article-title":"Low voltage design for portable systems","author":"brodersen","year":"2002","journal-title":"International Solid State Circuits Conference"}],"event":{"name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","location":"Munchen, Germany"},"container-title":["Proceedings. 31st Annual International Symposium on Computer Architecture, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9170\/29103\/01310771.pdf?arnumber=1310771","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:52:03Z","timestamp":1497613923000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1310771\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/isca.2004.1310771","relation":{},"subject":[]}}