{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T05:36:27Z","timestamp":1734672987910,"version":"3.32.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isca.2004.1310789","type":"proceedings-article","created":{"date-parts":[[2004,11,13]],"date-time":"2004-11-13T00:14:14Z","timestamp":1100304854000},"page":"376-386","source":"Crossref","is-referenced-by-count":26,"title":["A complexity-effective approach to ALU bandwidth enhancement for instruction-level temporal redundancy"],"prefix":"10.1109","author":[{"given":"A.","family":"Parashar","sequence":"first","affiliation":[]},{"given":"S.","family":"Gurumurthi","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sivasubramaniam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"35","article-title":"Increasing instruction-level parallelism with instruction precomputation","author":"yi","year":"2002","journal-title":"Proceedings of Euro-Par"},{"key":"17","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/545214.545218","article-title":"The optimal logic depth per pipeline state is 6 to 8 FO4 inverter delays","author":"hrishikesh","year":"2002","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"18","first-page":"145","article-title":"On some implementation issues for value prediction on wide-issue ILP processors","author":"lee","year":"2000","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques (PACT 99)"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1206992"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/139669.139709"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28641-7_8"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10016"},{"key":"11","article-title":"The organization of lookup tables in instruction memoization","volume":"2000","author":"citron","year":"2000","journal-title":"Technical Report"},{"key":"12","article-title":"Revisiting instruction level reuse","author":"citron","year":"2002","journal-title":"Proceedings of the Workshop on Duplicating Deconstructing and Debunking (WDDD)"},{"journal-title":"Complexity-Effective Superscalar Processors","year":"1998","author":"palacharla","key":"21"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSN.2000.857578"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310789"},{"key":"24","doi-asserted-by":"crossref","first-page":"214","DOI":"10.1109\/MICRO.2001.991120","article-title":"Dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)"},{"key":"25","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"journal-title":"Modern Processor Design Fundamentals of Superscalar Processors (Beta Edition)","year":"2003","author":"shen","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253206"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476811"},{"key":"10","first-page":"132","article-title":"Dynamic cluster assignment mechanisms","author":"canal","year":"2002","journal-title":"Proc IEEE Int l Symp High-Performance Computer Architecture (HPCA)"},{"key":"1","first-page":"46","article-title":"Instruction replication: Reducing delays due to inter-PE communication latency","author":"aggarwal","year":"2003","journal-title":"Proc Int l Conf Parallel Architectures and Compilation Techniques (PACT 99)"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742782"},{"journal-title":"The simplescalar toolset version 2 0","year":"0","author":"burger","key":"7"},{"key":"6","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/MICRO.2001.991119","article-title":"Select-free instruction scheduling logic","author":"brown","year":"2001","journal-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)"},{"key":"32","doi-asserted-by":"crossref","first-page":"57","DOI":"10.1109\/MICRO.2000.898058","article-title":"On pipelining dynamic instruction scheduling logic","author":"stark","year":"2000","journal-title":"Proceedings of the International Symposium on Microarchitecture (MICRO)"},{"key":"5","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1109\/MICRO.2000.898083","article-title":"Instruction distribution heuristics for quad-cluster dynamically- scheduled, superscalar processors","author":"baniasadi","year":"2000","journal-title":"Proceedings of International Symposium on Microarchitecture (MICRO)"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105616"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"journal-title":"CACTI 3 2","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"}],"event":{"name":"Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.","location":"Munchen, Germany"},"container-title":["Proceedings. 31st Annual International Symposium on Computer Architecture, 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9170\/29103\/01310789.pdf?arnumber=1310789","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,20]],"date-time":"2024-12-20T00:36:03Z","timestamp":1734654963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1310789\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isca.2004.1310789","relation":{},"subject":[]}}