{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:42Z","timestamp":1772724882128,"version":"3.50.1"},"reference-count":53,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237001","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"1-12","source":"Crossref","is-referenced-by-count":49,"title":["RAIDR: Retention-aware intelligent DRAM refresh"],"prefix":"10.1109","author":[{"given":"Jamie","family":"Liu","sequence":"first","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Jaiyen","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Richard","family":"Veras","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref3","article-title":"Universal classes of hash functions","author":"Carter","year":"1977","journal-title":"STOC-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2007.8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"ref6","article-title":"Restore tracking system for DRAM","volume-title":"U.S. patent number 6389505","author":"Emma","year":"2002"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/16.678551"},{"key":"ref9","article-title":"Hybrid Memory Cube","year":"2011"},{"key":"ref10","article-title":"Reducing server power consumption by 20% with pulsed air jet cooling","year":"2009","journal-title":"White paper"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669156"},{"key":"ref12","article-title":"International Technology Roadmap for Semiconductors","year":"2010"},{"key":"ref13","article-title":"DDR SDRAM Specification","year":"2008"},{"key":"ref14","article-title":"DDR2 SDRAM Specification","year":"2009"},{"key":"ref15","article-title":"DDR3 SDRAM Specification","year":"2010"},{"key":"ref16","article-title":"LPDDR2 SDRAM Specification","year":"2010"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802898"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45373-3_22"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817524"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2010.5416658"},{"key":"ref23","volume-title":"The Art of Computer Programming","volume":"3","author":"Knuth","year":"1998"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700556"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2157741"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950391"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1064978.1065034"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594330"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.18637\/jss.v008.i14"},{"key":"ref30","article-title":"Various methods of DRAM refresh","year":"1999","journal-title":"Micron Technology"},{"key":"ref31","article-title":"Calculating memory system power for DDR3","year":"2007"},{"key":"ref32","article-title":"Power-saving features of mobile LPDRAM","year":"2009","journal-title":"Micron Technology"},{"key":"ref33","article-title":"4Gb: x4, x8, x16 DDR3 SDRAM","year":"2011","journal-title":"Micron Technology"},{"key":"ref34","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"Moscibroda","year":"2007","journal-title":"USENIX Security"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.5933"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/280756.280792"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2006.008"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1535\/itj.1103.03"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/12.641938"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2011.2127330"},{"key":"ref44","doi-asserted-by":"crossref","DOI":"10.1145\/378993.379244","article-title":"Symbiotic jobscheduling for a simultaneous multithreaded processor","author":"Snavely","year":"2000","journal-title":"ASPLOS-9"},{"key":"ref45","article-title":"Method and system for selective DRAM refresh to reduce power consumption","author":"Song","year":"2000","journal-title":"U.S. patent number 6094705"},{"key":"ref46","article-title":"SPEC CPU2006","year":"2006"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref48","article-title":"CACTI 5.1","volume-title":"HP Laboratories, Tech. Rep","author":"Thoziyoor","year":"2008"},{"key":"ref49","article-title":"TPC","year":"2011"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815973"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1002\/9781119329756.ch6"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237001.pdf?arnumber=6237001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:27:50Z","timestamp":1747808870000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":53,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237001","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}