{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T15:54:44Z","timestamp":1783526084590,"version":"3.55.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237007","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"72-83","source":"Crossref","is-referenced-by-count":5,"title":["iGPU: Exception support and speculative execution on GPUs"],"prefix":"10.1109","author":[{"given":"Jaikrishnan","family":"Menon","sequence":"first","affiliation":[{"name":"Department of Computer Sciences, University of Wisconsin-Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marc","family":"de Kruijf","sequence":"additional","affiliation":[{"name":"Department of Computer Sciences, University of Wisconsin-Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karthikeyan","family":"Sankaralingam","sequence":"additional","affiliation":[{"name":"Department of Computer Sciences, University of Wisconsin-Madison, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Memory System on Fusion APUs"},{"key":"ref2","volume-title":"AMD Accelerated Parallel Processing OpenCL Programming Guide, Rev. 1.3f","year":"2011"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_31"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref6","article-title":"Challenge benchmarks that must be conquered to sustain the GPU revolution","volume-title":"Proceedings of the 4th Workshop on Emerging Applications for Manycore Architecture","author":"Blem"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424433"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155637"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254120"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854318"},{"key":"ref12","article-title":"Razor: A low-power pipeline based on circuit-level timing speculation","author":"Ernst","journal-title":"MICRO\u201903"},{"key":"ref13","article-title":"Tarantula: a vector extension to the alpha architecture","author":"Espasa","journal-title":"ISCA\u201902"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645807"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1735971.1736059"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183422"},{"key":"ref19","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"},{"key":"ref20","article-title":"id. id tech 5 challenges: From texture virtualization to massive parallelization","journal-title":"SIGGRAPH\u201909"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/871656.859664"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.368011"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/383259.383274"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815992"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282756"},{"key":"ref26","volume-title":"NVIDIA\u2019s Next Generation CUDA Compute Architecture: Fermi. Ver. 1.1","year":"2009"},{"key":"ref27","volume-title":"NVIDIA CUDA C Programming Guide, Ver. 3.1.1","year":"2010"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.4602"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199902)29:2<125::AID-SPE224>3.0.CO;2-7"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991120"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/224057.224078"},{"key":"ref33","article-title":"Efficient exception handling techniques for high-performance processor architectures","volume-title":"Departments of Electrical Engineering and Computer Science","author":"Rudd","year":"1997"},{"key":"ref34","volume-title":"Microprocessor with reduced context switching and overhead and corresponding method","author":"Saulsbury","year":"2001"},{"key":"ref35","article-title":"A hardware redundancy and recovery mechanism for reliable scientific computation on graphics processors","author":"Sheaffer","journal-title":"EUROGRAPHICS\u201907"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(95)93086-X"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285992"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/12.192223"},{"key":"ref40","volume-title":"Decuda SM 1.1 (G80) disassembler","author":"van der Laan"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123475"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/dac.2006.229281"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237007.pdf?arnumber=6237007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:32:13Z","timestamp":1747809133000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237007","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}