{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T00:28:07Z","timestamp":1777508887632,"version":"3.51.4"},"reference-count":33,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237019","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"213-224","source":"Crossref","is-referenced-by-count":125,"title":["Scheduling heterogeneous multi-cores through performance impact estimation (PIE)"],"prefix":"10.1109","author":[{"given":"Kenzo","family":"Van Craeynest","sequence":"first","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aamer","family":"Jaleel","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Narvaez","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joel","family":"Emer","sequence":"additional","affiliation":[{"name":"Intel Corporation, VSSAD, Hudson, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"The future is fusion: The industry-changing impact of accelerated computing","year":"2008"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1128022.1128029"},{"key":"ref3","first-page":"927","article-title":"Efficient program scheduling for heterogeneous multi-core processors","volume-title":"Proceedings of the 46th Design Automation Conference (DAC)","author":"Chen"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006708"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145818"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062295"},{"key":"ref10","volume-title":"Big. LITTLE processing with ARM Cortex-A15 & Cortex-A7: Improving energy efficiency in high-performance mobile platforms","author":"Greenhalgh","year":"2011"},{"key":"ref11","first-page":"1","article-title":"Intel\u2019s tiny Atom","volume-title":"Microprocessor Report","volume":"22","author":"Halfhill","year":"2008"},{"key":"ref12","volume-title":"2nd generation Intel Core vPro processor family","year":"2008"},{"key":"ref13","article-title":"CMP$im: A Pin-based on-the-fly multi-core cache simulator","volume-title":"Proceedings of the Fourth Annual Workshop on Modeling, Bench-marking and Simulation (MoBS), held in conjunction with ISCA","author":"Jaleel"},{"key":"ref14","first-page":"60","article-title":"CRUISE: Cache Re-placement and Utility-aware Scheduling","volume-title":"Proceedings of ASPLOS","author":"Jaleel"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755928"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654085"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1362622.1362694"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2010.5416660"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1201\/9781420037425.ch12"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"ref25","volume-title":"The benefits of multiple CPU cores in mobile devices","year":"2010"},{"key":"ref26","volume-title":"Variable SMP - a multi-core CPU architecture for low power and high performance","year":"2011"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"ref28","article-title":"Design trade-offs for memory-level parallelism on a asymmetric multicore system","volume-title":"Proceedings of the Third Workshop on Parallel Execution of Sequential Programs on Multi-core Architectures (PESPMA), held in conjunction with ISCA","author":"Patsilaras"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086707"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1531793.1531804"},{"key":"ref31","first-page":"234","article-title":"Symbiotic jobscheduling for simultaneous multithreading processor","volume-title":"Proceedings of ASPLOS","author":"Snavely"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945032"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854283"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237019.pdf?arnumber=6237019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:19:40Z","timestamp":1747804780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237019","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}