{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T04:07:52Z","timestamp":1747886872527,"version":"3.41.0"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237021","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"237-248","source":"Crossref","is-referenced-by-count":16,"title":["Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures"],"prefix":"10.1109","author":[{"given":"Evgeni","family":"Krimer","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Department, The University of Texas at Austin, USA"}]},{"given":"Patrick","family":"Chiang","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Oregon State University, USA"}]},{"given":"Mattan","family":"Erez","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Department, The University of Texas at Austin, USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629915"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079410"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279357"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749714"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815998"},{"volume-title":"Process Integration, Devices, and Structures (PIDS) Update","year":"2010","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref12","first-page":"463","article-title":"Primo: probability interpretation of moments for delay calculation","volume-title":"Proceedings of the 35th annual Design Automation Conference,","author":"Kay"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2010.5"},{"key":"ref14","first-page":"469","article-title":"Mcpat: an integrated power, area, and timing modeling framework for multicore and manycore architectures","volume-title":"Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE\/ACM International Symposium on,","author":"Li"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/s0020-0190(00)00214-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1365490.1365500"},{"volume-title":"Fermii CUDA Architecture","year":"2009","key":"ref17"},{"article-title":"Synctium-I: A 530mV, 10-lane SIMD Processor with Variation Resiliency in 45nm-SOL","volume-title":"Solid-State Circuits Conference, 2012. ISSCC 2012. Digest of Technical Papers. IEEE International","author":"Pawlowski","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231839"},{"key":"ref23","first-page":"112","article-title":"Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance","volume-title":"VLSI Circuits, 2009 Symposium on","author":"Tschanz"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2012,6,9]]},"location":"Portland, OR, USA","end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237021.pdf?arnumber=6237021","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:44:40Z","timestamp":1747806280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237021\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237021","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}