{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:53Z","timestamp":1772724893955,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237022","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"249-260","source":"Crossref","is-referenced-by-count":6,"title":["VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors"],"prefix":"10.1109","author":[{"given":"Timothy N.","family":"Miller","sequence":"first","affiliation":[{"name":"Department of Computer Science and Engineering, The Ohio State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renji","family":"Thomas","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Ohio State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiang","family":"Pan","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Ohio State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radu","family":"Teodorescu","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, The Ohio State University, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","first-page":"290","volume-title":"International Symposium on Computer Architecture","author":"Bhattacharjee"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035451"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3"},{"key":"ref8","volume-title":"Intel 64 and IA-32 Architectures Software Developer\u2019s Manual","volume":"3","year":"2011"},{"key":"ref9","volume-title":"Intel Press Release. Intel 22nm 3-D tri-gate transistor technology","year":"2011"},{"key":"ref10","volume-title":"Technical report, Intel Corp.","year":"2009"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/gaas.2000.906261"},{"key":"ref12","first-page":"298","volume-title":"International Solid-State Circuits Conference","author":"James"},{"key":"ref13","first-page":"79","volume-title":"International Symposium on High-Performance Computer Architecture","author":"Joseph"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2006.1705211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10018"},{"key":"ref17","volume-title":"Linear Technologies, LTC3729L"},{"key":"ref18","volume-title":"Linear Technologies, LTSpice"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035453"},{"issue":"1","key":"ref20","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/103727.103729","volume":"9","author":"Mellor-Crummey","year":"1991","journal-title":"ACM Transactions on Computer Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168942"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.28"},{"key":"ref23","volume-title":"Technical Report HPL-2009\u201385, HP Labs","author":"Muralimanohar","year":"2009"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231866"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676921"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237022.pdf?arnumber=6237022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:25:55Z","timestamp":1747808755000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237022","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}