{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:49Z","timestamp":1772725609772,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237027","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"309-320","source":"Crossref","is-referenced-by-count":14,"title":["Improving writeback efficiency with decoupled last-write prediction"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Wang","sequence":"first","affiliation":[{"name":"The University of Texas at San Antonio, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samira M.","family":"Khan","sequence":"additional","affiliation":[{"name":"The University of Texas at San Antonio, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"The University of Texas at San Antonio, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1145\/1854273.1854314","article-title":"Handling the problems and opportunities posed by multiple on-chip memory controllers","volume-title":"Proceedings of the 19th international conference on Parallel archi-tectures and compilation techniques, PACT\u2019 10","author":"Awasthi","year":"2010"},{"key":"ref2","volume-title":"The Memory Systems - Cache, Dram, Disk","author":"Jacob","year":"2008"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.966491"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"ref6","volume-title":"HP Laboratories. CACTI 5.3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003579"},{"key":"ref8","volume-title":"Intel 945G\/945GZ\/945GC\/945P\/945PL express chipset family datasheet: Intel 82945G\/ 82945GZ \/82945GC graphics and memory controller hub (GMCH) and Intel 82945P\/82945PL memory controller hub (MCH)","year":"2008"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854385"},{"key":"ref12","article-title":"Dram-aware last level cache writeback: Reducing write-caused interference in memory system","volume-title":"HP S Tech-nical Report, TR-HPS-2010\u2013002","author":"Lee"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898054"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264211"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref19","article-title":"MARSSx86: A full system simulator for x86 CPU s","volume-title":"Proceedings of the 2011 Design Automation Conference","author":"Patel"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.22"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/hpca.2007.346185"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815972"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736045"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2000.898056"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237027.pdf?arnumber=6237027","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:46:20Z","timestamp":1747806380000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6237027\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237027","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}