{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T02:39:42Z","timestamp":1767839982730,"version":"3.49.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/isca.2012.6237041","type":"proceedings-article","created":{"date-parts":[[2012,7,21]],"date-time":"2012-07-21T00:59:02Z","timestamp":1342832342000},"page":"476-487","source":"Crossref","is-referenced-by-count":21,"title":["Revisiting hardware-assisted page walks for virtualized systems"],"prefix":"10.1109","author":[{"given":"Jeongseob","family":"Ahn","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seongwook","family":"Jin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehyuk","family":"Huh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.163"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1952682.1952710"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.26"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/224056.224071"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291065"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"13","article-title":"Simultaneousspeculative threading: A novel pipeline architecture implemented in sun's rock processor","author":"chaudhry","year":"2009","journal-title":"Proc 30th Annu Int Symp Comput Arch (ISCA)"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165128"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736060"},{"key":"12","article-title":"AMD \"bulldozer\" Core - A new approach to multithreaded compute performance for maximum efficiency and throughput","author":"butler","year":"2010","journal-title":"HOTCHIPS"},{"key":"21","year":"2009","journal-title":"Performance Evaluation of Intel EPT Hardware Assist"},{"key":"3","year":"2008","journal-title":"AMD-V Nested Paging"},{"key":"20","year":"2009","journal-title":"Performance Evaluation of AMD RVI Hardware Assist"},{"key":"2","year":"0","journal-title":"UltraSPARC III Cu Users' Manual"},{"key":"1","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000101"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/945461.945462"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168860"},{"key":"9","article-title":"Shared lastlevel TLBs for chip multiprocessors","author":"bhattacharjee","year":"2011","journal-title":"Proceedings of the 17th IEEE International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346286"}],"event":{"name":"2012 ACM\/IEEE 39th International Symposium on Computer Architecture (ISCA)","location":"Portland, OR, USA","start":{"date-parts":[[2012,6,9]]},"end":{"date-parts":[[2012,6,13]]}},"container-title":["2012 39th Annual International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6230820\/6236993\/06237041.pdf?arnumber=6237041","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T15:32:45Z","timestamp":1490110365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6237041\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/isca.2012.6237041","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}