{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:41Z","timestamp":1763468201785},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853194","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"397-408","source":"Crossref","is-referenced-by-count":14,"title":["A low power and reliable charge pump design for Phase Change Memories"],"prefix":"10.1109","author":[{"given":"Lei","family":"Jiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youtao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes","author":"ker","year":"2004","journal-title":"ISCAS"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.09.031"},{"key":"17","article-title":"A O. i -um 1. 8-v 256-mb phase-change random access memory (pram) with 66-mhz synchronous burst-read operation","author":"kang","year":"2007","journal-title":"JSSC"},{"key":"36","article-title":"Ramzzz: Rank-aware dram power management with dynamic migrations and demotions","author":"wu","year":"2012","journal-title":"SC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.872704"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.10"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081394"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169027"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052311"},{"journal-title":"Data Sheet","article-title":"Intel xeon processore 3-1200 family datasheet","year":"2011","key":"14"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155642"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.5772\/139"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237004"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.21"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418933"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2009.935695"},{"key":"27","article-title":"Multilevel phase-change memory modeling and experimental characterization","author":"pantazi","year":"2009","journal-title":"Epcos"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1772954.1772958"},{"key":"29","article-title":"Preset: Improving read write performance of phase change memories by exploiting asymmetry in write times","author":"qureshi","year":"2012","journal-title":"ISCA"},{"key":"3","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"SC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488329"},{"key":"10","article-title":"High efficiency charge pump based dc-dc converter for wide input\/output range applications","author":"guo","year":"2010","journal-title":"Electrical Engineering"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006439"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416645"},{"key":"7","article-title":"A 58 n m 1. 8v 19b pram with 6.4mb\/s program bw","author":"chung","year":"2011","journal-title":"ISSCC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669157"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2009.5090382"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.71"},{"key":"8","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging non-volatile memory","author":"dong","year":"2012","journal-title":"TCAD"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853194.pdf?arnumber=6853194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:48:15Z","timestamp":1490284095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853194","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}