{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T05:43:31Z","timestamp":1780465411849,"version":"3.54.1"},"reference-count":56,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853196","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:19:17Z","timestamp":1406661557000},"page":"97-108","source":"Crossref","is-referenced-by-count":69,"title":["Aladdin: A pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures"],"prefix":"10.1109","author":[{"given":"Yakun Sophia","family":"Shao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Brandon","family":"Reagen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"35","article-title":"An fpga-based in-line accelerator for memcached","author":"lavasani","year":"2013","journal-title":"IEEE Computer Architecture Letters"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485964"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/12.2259"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753303"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488795"},{"key":"37","article-title":"Mcpat: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485925"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"41","article-title":"Pathexpander: Architectural support for increasing the path coverage of dynamic bug detection","author":"lu","year":"2006","journal-title":"Micro"},{"key":"40","article-title":"Compositional system-level design exploration with planning of high-level synthesis","author":"liu","year":"2012","journal-title":"DATE"},{"key":"22","article-title":"Slack: Maximizing performance under technological constraints","author":"fields","year":"2002","journal-title":"ISCA"},{"key":"23","author":"fingeroff","year":"2010","journal-title":"High-Level Synthesis Blue Book"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993553"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2013.6618830"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"29","article-title":"Optimal huffman tree-height reduction for instruction-level parallelism","author":"hunt","year":"2008","journal-title":"Technical Report TR-08-34"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"2","year":"0","journal-title":"Xilinx Vivado High-level Synthesis"},{"key":"1","year":"2007","journal-title":"The International Technology Roadmap for Semiconductors (Itrs) System Drivers"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/581630.581643"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485923"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.49"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140395"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2048066.2048108"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1145\/232973.232983","article-title":"Memory bandwidth limitations of future microprocessors","author":"burger","year":"1996","journal-title":"ISCA"},{"key":"8","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702348"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485944"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508159"},{"key":"13","article-title":"Single-chip heterogeneous computing: Does the future include custom logic, fpgas, and gpgpus?","author":"chung","year":"2010","journal-title":"Micro"},{"key":"14","article-title":"Veal: Virtualized execution accelerator for loops","author":"clark","year":"2008","journal-title":"ISCA"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435306"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485945"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-12925-1_33"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024938"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557175"},{"key":"48","article-title":"Nosq: Store-load communication without a store queue","author":"sha","year":"2006","journal-title":"Micro"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629329"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282751"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522329"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1002\/spe.950"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696993"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"50","article-title":"A defect-tolerant accelerator for emerging highperformance applications","author":"temam","year":"2012","journal-title":"ISCA"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853196.pdf?arnumber=6853196","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,31]],"date-time":"2024-05-31T15:48:27Z","timestamp":1717170507000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853196\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":56,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853196","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}