{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:06:09Z","timestamp":1725678369646},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853197","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:19:17Z","timestamp":1406661557000},"page":"241-252","source":"Crossref","is-referenced-by-count":8,"title":["An examination of the architecture and system-level tradeoffs of employing steep slope devices in 3D CMPs"],"prefix":"10.1109","author":[{"given":"Karthik","family":"Swaminathan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huichu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jack","family":"Sampson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"The International Technology Road Map for Semiconductors (LTRS)","year":"2011","key":"19"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2247656"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131563"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993644"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"33","article-title":"An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores","author":"saripalli","year":"2011","journal-title":"DAC"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169037"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"39","first-page":"411","article-title":"Integration of 1II-V nanowires on Si: From high-performance vertical FET to steep-slope switch","author":"tomioka","year":"2013","journal-title":"Electron Devices Meeting (IEDM)"},{"key":"13","first-page":"1","article-title":"3D heterogeneous integration for novel functionality","author":"fernandez-bolanos","year":"2010","journal-title":"3D Systems Integration Conference (3DIC) 2010 IEEE International"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.156"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.75"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835959"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228567"},{"key":"12","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/2380445.2380487"},{"key":"20","article-title":"Morphcore: An energy-efficient microarchitecture for high performance ILP and high throughput TLP","author":"suleman","year":"2012","journal-title":"Micro"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6249058"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837313"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736044"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"24","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures","author":"li","year":"2009","journal-title":"Micro"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2183875"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2183875"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703377"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"29","article-title":"Experimental demonstration of 100nm channel length In0.53GaO.47 as-based vertical inter-band tunnel field effect transistors (TFETs) for Ultra low-power logic and SRAM applications","author":"mookerjea","year":"2009","journal-title":"IEDM"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.2"},{"key":"2","article-title":"PARSEC 2. 0 : A new benchmark suite for chipmultiprocessors","author":"bienia","year":"2009","journal-title":"Proceedings of the 5th Annual Workshop on Modeling Benchmarking and Simulation"},{"journal-title":"TCAD Sentaurus Device Manual","year":"2010","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2034764"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724548"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.76"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31128-4_44"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653753"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941482"},{"key":"4","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2063384.2063454","article-title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","author":"carlson","year":"2011","journal-title":"High Performance Computing Networking Storage and Analysis (SC) 2011International Conference for"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724558"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131666"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853197.pdf?arnumber=6853197","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T17:30:57Z","timestamp":1498152657000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853197\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853197","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}