{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:40Z","timestamp":1772725540742,"version":"3.50.1"},"reference-count":60,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853204","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"157-168","source":"Crossref","is-referenced-by-count":22,"title":["The Dirty-Block Index"],"prefix":"10.1109","author":[{"given":"Vivek","family":"Seshadri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Bhowmick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Phillip B.","family":"Gibbons","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Kozuch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Todd C.","family":"Mowry","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183548"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.7"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540724"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.28"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.5"},{"key":"40","article-title":"The V-way cache: Demand based associativity via global replacement","author":"qureshi","year":"2005","journal-title":"ISCA"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522312"},{"key":"23","article-title":"Area-eXcient error protection for caches","author":"kim","year":"2006","journal-title":"DATE"},{"key":"24","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"HPCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.51"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"27","article-title":"DRAM-aware last-level cache writeback: Reducing write-caused interference in memory systems","author":"lee","year":"2010","journal-title":"Technical Report TRHPS-2010-2"},{"key":"28","doi-asserted-by":"crossref","DOI":"10.1145\/360128.360132","article-title":"Eager writeback-A technique for improving bandwidth utilization","author":"lee","year":"2000","journal-title":"Micro"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349323"},{"key":"3","year":"0"},{"key":"2","year":"0","journal-title":"DDR3 SDRAM System-Power Calculator"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000118"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/IAS.2009.354"},{"key":"6","year":"2012","journal-title":"Software Techniques for Shared-Cache Multi-Core Systems"},{"key":"5","first-page":"12","volume":"3","year":"2012","journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual"},{"key":"32","article-title":"Balancing thoughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"ISPASS"},{"key":"4","year":"0"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155673"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"8","article-title":"Staged Memory Scheduling: Achieving high performance and scalability in heterogeneous systems","author":"ausavarungnirun","year":"2012","journal-title":"ISCA"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555771"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654109"},{"key":"57","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555778"},{"key":"19","article-title":"High performance cache replacement using re-reference interval prediction (RRIP)","author":"jaleel","year":"2010","journal-title":"ISCA"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.43"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854382"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2008.44","article-title":"System-level performance metrics for multiprogram workloads","author":"eyerman","year":"2008","journal-title":"IEEE Micro"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/90.851975"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"11","article-title":"Enabling eXcient dynamic resizing of large DRAM caches via a hardware consistent hashing mechanism","author":"chang","year":"2013","journal-title":"Technical Report Safari TR 2013-001"},{"key":"12","article-title":"Hardware identivcation of cache conwict misses","author":"collins","year":"1999","journal-title":"Micro"},{"key":"21","author":"jeon","year":"2012","journal-title":"Reducing DRAM Row Activations with Eager Writeback"},{"key":"20","year":"2012"},{"key":"60","author":"zuravleu","year":"1997","journal-title":"Controller for A Synchronous DRAM That Maximizes Throughput by Allowing Memory Requests and Commands to Be Issued out of Order"},{"key":"49","article-title":"A mostly-clean DRAM cache for eUective hit speculation and self-balancing dispatch","author":"sim","year":"2012","journal-title":"Micro"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"45","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"44","article-title":"SkipCache: Miss-rate aware cache management","author":"raghavendra","year":"2012","journal-title":"PACT"},{"key":"47","article-title":"RowClone: Fast and energy-eXcient in-DRAM bulk data copy and initialization","author":"seshadri","year":"2013","journal-title":"Micro"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1147\/sj.52.0078"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.102"},{"key":"52","article-title":"A class of compatible cache consistency protocols and their support by the IEEE futurebus","author":"sweazey","year":"1986","journal-title":"ISCA"},{"key":"53","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476816"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237027"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853204.pdf?arnumber=6853204","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,15]],"date-time":"2023-07-15T11:43:53Z","timestamp":1689421433000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853204\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":60,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853204","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}