{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T09:53:55Z","timestamp":1742637235644,"version":"3.28.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853205","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T19:19:17Z","timestamp":1406661557000},"page":"481-492","source":"Crossref","is-referenced-by-count":7,"title":["EOLE: Paving the way for an effective implementation of value prediction"],"prefix":"10.1109","author":[{"given":"Arthur","family":"Perais","sequence":"first","affiliation":[]},{"given":"Andre","family":"Seznec","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1145\/237090.237173","article-title":"Value locality and load value prediction","author":"lipasti","year":"1996","journal-title":"Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953292"},{"key":"17","article-title":"Understanding scheduling replay schemes","author":"kim","year":"2004","journal-title":"11th International Symposium on High-Performance Computer Architecture"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.23"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"year":"0","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/859622.859623"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645819"},{"journal-title":"Intel 64 and IA-32 Architectures Software Developers Manual","year":"2012","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742783"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106008"},{"key":"11","article-title":"The intel pentium M processor: Microarchitecture and performance","volume":"7","author":"gochman","year":"2003","journal-title":"Intel Technology Journal"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1996.552666"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903264"},{"key":"21","article-title":"Correctly implementing value prediction in microprocessors that support multithreading or multiprocessing","author":"martin","year":"2001","journal-title":"The International Symposium on Microarchitecture"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"41","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1145\/280756.280943","article-title":"The energy complexity of register files","author":"zyuban","year":"1998","journal-title":"IEEE International Symposium on Low Power Electronics and Design"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859656"},{"key":"22","article-title":"Speculative execution based on value prediction","author":"mendelson","year":"1997","journal-title":"Technion Israel Institute of Technology"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744311"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238020"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.43"},{"journal-title":"Efficient and accurate value prediction using dynamic classification","year":"1998","author":"rychlik","key":"28"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645815"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/290409.290411"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476811"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749750"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.19"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003560"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176265"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.374.0547"},{"key":"31","article-title":"A case for (partially) TAgged GEometric history length branch prediction","volume":"8","author":"seznec","year":"2006","journal-title":"Journal of Instruction Level Parallelism"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379253"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","start":{"date-parts":[[2014,6,14]]},"location":"Minneapolis, MN, USA","end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853205.pdf?arnumber=6853205","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,31]],"date-time":"2024-05-31T15:48:26Z","timestamp":1717170506000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853205\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853205","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}