{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T23:51:10Z","timestamp":1780444270811,"version":"3.54.1"},"reference-count":73,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/isca.2014.6853210","type":"proceedings-article","created":{"date-parts":[[2014,7,29]],"date-time":"2014-07-29T15:19:17Z","timestamp":1406647157000},"page":"361-372","source":"Crossref","is-referenced-by-count":237,"title":["Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors"],"prefix":"10.1109","author":[{"given":"Yoongu","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ross","family":"Daly","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jeremie","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Fallin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ji Hye","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chris","family":"Wilkerson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Konrad","family":"Lai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1063\/1.1557716"},{"key":"33","year":"2012","journal-title":"Annex K Serial Presence Detect (SPD) for DDR3 SDRAM Modules"},{"key":"34","year":"2012","journal-title":"JEDEC"},{"key":"39","doi-asserted-by":"crossref","DOI":"10.1145\/2637364.2592000","article-title":"The ecacy of error mitigation techniques for DRAM retention failures: A comparative experimental study","author":"khan","year":"2014","journal-title":"SIGMETRICS"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/762471.762473"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544426"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522354"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/4.16299"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993627"},{"key":"67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"66","article-title":"Probabilistic counting with randomized storage","author":"van durme","year":"2009","journal-title":"IJCAI"},{"key":"69","year":"2011","journal-title":"Virtex-6 FPGA Integrated Block for PCI Express"},{"key":"68","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2008.2010676"},{"key":"22","author":"fifield","year":"1991","journal-title":"Crosstalk-shielded-bit-line DRAM"},{"key":"23","volume":"27","author":"greenfield","year":"2014","journal-title":"Method Apparatus and System for Determining A Count of Accesses to A Row of Memory"},{"key":"24","volume":"2","author":"greenfield","year":"2014","journal-title":"Row Hammer Condition Monitoring"},{"key":"25","author":"grupp","year":"2009","journal-title":"Characterizing Flash Memory Anomalies"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032698"},{"key":"27","author":"henderson","year":"2012","journal-title":"BM POWER7 System RAS"},{"key":"28","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7958-2","author":"horiguchi","year":"2011","journal-title":"Nanoscale Memory Repair"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228543"},{"key":"3","author":"al-ars","year":"2005","journal-title":"DRAM Fault Analaysis Test Generation"},{"key":"2","year":"0","journal-title":"The GNU GRUB Manual"},{"key":"1","year":"0","journal-title":"Memtest86+ v4 20"},{"key":"30","year":"2012","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"7","volume":"2","author":"bains","year":"2014","journal-title":"Row Hammer Refresh Command"},{"key":"6","volume":"741","author":"bains","year":"2014","journal-title":"Method Apparatus and System for Providing A Memory Refresh"},{"key":"32","author":"itoh","year":"1977","journal-title":"Semiconductor memory"},{"key":"5","year":"2013","journal-title":"BKDG for AMD Family 15h Models 10h-1Fh Processors"},{"key":"31","year":"2013","journal-title":"4th Generation Intel Core Processor Family Desktop Datasheet"},{"key":"4","article-title":"DRAM-specific space of memory tests","author":"al-ars","year":"2006","journal-title":"ITC"},{"key":"70","year":"2012","journal-title":"ML605 Hardware User Guide"},{"key":"71","year":"2013","journal-title":"Virtex-6 FPGA Memory Interface Solutions"},{"key":"9","volume":"3","author":"bains","year":"2014","journal-title":"Distributed Row Hammer Tracking"},{"key":"72","article-title":"Flash &DRAM Si scaling challenges, emerging non-volatile memory technology enablement","author":"yoon","year":"2013","journal-title":"Flash Memory Summit"},{"key":"8","volume":"27","author":"bains","year":"2014","journal-title":"Row Hammer Refresh Command"},{"key":"73","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1988.663708"},{"key":"59","article-title":"Disk failures in the real world: What does an MTTF of 1,000,000 Hours Mean to You?","author":"schroeder","year":"2007","journal-title":"FAST"},{"key":"58","volume":"58","author":"saltzer","year":"2009","journal-title":"Principles of Computer Design An Introduction"},{"key":"57","article-title":"Impact of gate-induced drain leakage current on the tail distribution of DRAM data retention time","author":"saino","year":"2000","journal-title":"IEDM"},{"key":"56","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"19","article-title":"The inconvenient truths of NAND flash memory","author":"cooke","year":"2007","journal-title":"Flash Memory Summit"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029773"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2010.5706509"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/872785.872787"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630097"},{"key":"16","author":"chen","year":"2005","journal-title":"Modeling and Testing of SRAM for New Failure Mechanisms Due to Process Variations in Nanoscale CMOS"},{"key":"13","author":"cai","year":"2013","journal-title":"Program Interference in MLC NAND Flash Memory Characterization"},{"key":"14","article-title":"DRAM Future commodity memories","author":"cha","year":"2011","journal-title":"VLSI Technology Short Course"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"12","author":"cai","year":"2012","journal-title":"Error Patterns in MLC NAND Flash Memory Measurement"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/90.851975"},{"key":"20","volume":"12","year":"2013","journal-title":"DRAMeXchange TrendForce"},{"key":"64","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307577"},{"key":"65","article-title":"Address and data scrambling: Causes and impact on memory tests","author":"de van goor","year":"2002","journal-title":"DELTA"},{"key":"62","article-title":"Assessment of the eect of memory page retirement on system RAS against hardware faults","author":"tang","year":"2006","journal-title":"DSN"},{"key":"63","article-title":"Understanding adjacent track erasure in discrete track media","volume":"44","author":"tang","year":"2008","journal-title":"Transactions on Magnetics"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1109\/CSE.2013.106"},{"key":"61","doi-asserted-by":"publisher","DOI":"10.1109\/4.165332"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111105"},{"key":"48","article-title":"Tuning DDR4 for power and performance","author":"micheletti","year":"2013","journal-title":"MemCon09"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"44","article-title":"RAIDR: Retention-aware intelligent DRAM Refresh","author":"liu","year":"2012","journal-title":"ISCA"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0187"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"52","article-title":"Archshield: Architectural framework for assisting DRAM scaling by tolerating high error rates","author":"nair","year":"2013","journal-title":"ISCA"},{"key":"53","author":"nibby","year":"1985","journal-title":"Remap Method and Apparatus for A Memory System Which Uses Partially Good Memory Devices"},{"key":"54","article-title":"Failure trends in a large disk drive population","author":"pinheiro","year":"2007","journal-title":"FAST"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1145\/359619.359627"}],"event":{"name":"2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)","location":"Minneapolis, MN, USA","start":{"date-parts":[[2014,6,14]]},"end":{"date-parts":[[2014,6,18]]}},"container-title":["2014 ACM\/IEEE 41st International Symposium on Computer Architecture (ISCA)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6847316\/6853187\/06853210.pdf?arnumber=6853210","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T13:30:57Z","timestamp":1498138257000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6853210\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":73,"URL":"https:\/\/doi.org\/10.1109\/isca.2014.6853210","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}